VLSI-SOC: From Systems to Chips, (selected contributions from VLSI-SoC 2005) - Mines Saint-Étienne Access content directly
Book Sections Year : 2007

VLSI-SOC: From Systems to Chips, (selected contributions from VLSI-SoC 2005)

Abstract

This paper presents an innovating methodology for fast and easy design of Asynchronous Network-on-Chips (ANoCs) dedicated to GALS systems. A topology-independent building-block approach permits to design modular and scalable ANoCs with low-power and low-complexity requirements. A crossbar generator is added to the existing design flow for fast system architecture exploration. A multi-clock FPGA allows a fast prototyping of complex ANoC-centric GALS systems. A demonstrative platform is implemented onto an Altera Stratix FPGA. It includes synchronous standard IP cores and asynchronous modules connected through an asynchronous 6x6 crossbar. Results about communication costs across the Asynchronous NoC and synchronous/asynchronous interfaces are reported.
No file

Dates and versions

emse-00429856 , version 1 (04-11-2009)

Identifiers

  • HAL Id : emse-00429856 , version 1

Cite

Jérôme Quartana, Laurent Fesquet, Marc Renaudin. VLSI-SOC: From Systems to Chips, (selected contributions from VLSI-SoC 2005). VLSI-SOC: From Systems to Chips, (selected contributions from VLSI-SoC 2005), Springer, pp.195-207, 2007. ⟨emse-00429856⟩
105 View
0 Download

Share

Gmail Facebook X LinkedIn More