 |
 |
 |
Conference papers
Integrated Evaluation Platform for Secured Devices
Abstract : In this paper, we describe the structure of a FPGA
smart card emulator. The aim of such an emulator is to improve
the behaviour of the whole architecture when faults occur. Within
this card, an embedded Advanced Encryption Standard (AES)
protected against DFA is inserted as well as a fault injection
block. We also present the microprocessor core which controls
the whole card.
Cited literature [15 references]
https://hal-emse.ccsd.cnrs.fr/emse-00481458
Contributor : Bruno Robisson Connect in order to contact the contributor
Submitted on : Tuesday, February 9, 2016 - 10:13:54 PM
Last modification on : Wednesday, June 24, 2020 - 4:18:23 PM
Long-term archiving on: : Saturday, November 12, 2016 - 3:52:54 PM
Contributor : Bruno Robisson Connect in order to contact the contributor
Submitted on : Tuesday, February 9, 2016 - 10:13:54 PM
Last modification on : Wednesday, June 24, 2020 - 4:18:23 PM
Long-term archiving on: : Saturday, November 12, 2016 - 3:52:54 PM
File
060523_SESAM_recosoc06.pdf
Files produced by the author(s)