Integrated Evaluation Platform for Secured Devices

Abstract : In this paper, we describe the structure of a FPGA smart card emulator. The aim of such an emulator is to improve the behaviour of the whole architecture when faults occur. Within this card, an embedded Advanced Encryption Standard (AES) protected against DFA is inserted as well as a fault injection block. We also present the microprocessor core which controls the whole card.
Type de document :
Communication dans un congrès
Reconfigurable Communication-centric Systems-on-Chip, Jul 2006, Montpellier, France. Proceedings of the 2nd International Workshop on Reconfigurable Communication-centric Systems-on-Chip, ReCoSoC 2006, p214-220, 2006
Liste complète des métadonnées

Littérature citée [15 références]  Voir  Masquer  Télécharger

https://hal-emse.ccsd.cnrs.fr/emse-00481458
Contributeur : Bruno Robisson <>
Soumis le : mardi 9 février 2016 - 22:13:54
Dernière modification le : mercredi 14 février 2018 - 14:06:16
Document(s) archivé(s) le : samedi 12 novembre 2016 - 15:52:54

Fichier

060523_SESAM_recosoc06.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : emse-00481458, version 1

Collections

Citation

Pascal Manet, Jean-Baptiste Rigaud, Julien Francq, Marc Jeambrun, Bruno Robisson, et al.. Integrated Evaluation Platform for Secured Devices. Reconfigurable Communication-centric Systems-on-Chip, Jul 2006, Montpellier, France. Proceedings of the 2nd International Workshop on Reconfigurable Communication-centric Systems-on-Chip, ReCoSoC 2006, p214-220, 2006. 〈emse-00481458〉

Partager

Métriques

Consultations de la notice

199

Téléchargements de fichiers

193