When Clocks Fail: On Critical Paths and Clock Faults

Abstract : Whilst clock fault attacks are known to be a serious security threat, an in-depth explanation of such faults still seems to be put in order. This work provides a theoretical analysis, backed by practical experiments, explaining when and how clock faults occur. Understanding and modeling the chain of events following a transient clock alteration allows to accurately predict faulty circuit behavior. A prediction fully confirmed by injecting variable-duration faults at predetermined clock cycles. We illustrate the process by successfully attacking an fpga aes implementation using a dll-based fpga platform (one-bit fault attack).
Document type :
Conference papers
Complete list of metadatas

https://hal-emse.ccsd.cnrs.fr/emse-00505344
Contributor : Assia Tria <>
Submitted on : Friday, July 23, 2010 - 1:53:17 PM
Last modification on : Friday, May 17, 2019 - 1:47:52 AM

Links full text

Identifiers

Citation

Michel Agoyan, Jean-Max Dutertre, David Naccache, Bruno Robisson, Assia Tria. When Clocks Fail: On Critical Paths and Clock Faults. 9th IFIP WG 8.8/11.2 International Conference on Smart Card Research and Advanced Applications (CARDIS), Apr 2010, Passau, Germany. pp.182-193, ⟨10.1007/978-3-642-12510-2_13⟩. ⟨emse-00505344⟩

Share

Metrics

Record views

373