 |
 |
 |
Conference papers
Design of a duplicated fault-detecting AES chip and yet using clock set-up time violations to extract 13 out of 16 bytes of the secret key
Abstract : The secret keys manipulated by cryptographic circuits can be extracted using fault injections associated with differential cryptanalysis techniques [1]. Such faults can be induced by different means such as lasers, voltage glitches, electromagnetic perturbations or clock skews. Several counter-measures have been proposed such as random delay insertions, circuit duplications or error correcting codes. In this paper, we focus on an AES chip in which the circuit duplication principle has been implemented to detect fault injection. We show that faults based on clock set-up time violations can nevertheless be used to defeat the implemented counter-measure.
Cited literature [6 references]
https://hal-emse.ccsd.cnrs.fr/emse-00625679
Contributor : Jean-Max Dutertre <>
Submitted on : Friday, March 13, 2015 - 11:18:59 AM
Last modification on : Wednesday, December 18, 2019 - 5:11:23 PM
Document(s) archivé(s) le : Monday, April 17, 2017 - 2:27:54 PM
Contributor : Jean-Max Dutertre <>
Submitted on : Friday, March 13, 2015 - 11:18:59 AM
Last modification on : Wednesday, December 18, 2019 - 5:11:23 PM
Document(s) archivé(s) le : Monday, April 17, 2017 - 2:27:54 PM
File
HAL_SSI2011_Design_of_a_duplic...
Files produced by the author(s)
