



**HAL**  
open science

## Chip integration using inkjet-printed silver conductive tracks reinforced by electroless plating for flexible board packages

Romain Cauchois, Mohamed Saadaoui, Jacques Legeleux, Thierry Malia, Béatrice Dubois-Bonvalot, Karim Inal, Jean-Christophe Fidalgo

### ► To cite this version:

Romain Cauchois, Mohamed Saadaoui, Jacques Legeleux, Thierry Malia, Béatrice Dubois-Bonvalot, et al.. Chip integration using inkjet-printed silver conductive tracks reinforced by electroless plating for flexible board packages. MiNaPAD 2012. Micro/Nano-Electronics Packaging & Assembly, Design and Manufacturing Forum, Apr 2012, Grenoble, France. pp.F01. emse-00691806

**HAL Id: emse-00691806**

**<https://hal-emse.ccsd.cnrs.fr/emse-00691806>**

Submitted on 2 Oct 2012

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

# Chip integration using inkjet-printed silver conductive tracks reinforced by electroless plating for flexible board packages

R. Cauchois<sup>1,2</sup>, M. Saadaoui<sup>2</sup>, J. Legeleux<sup>2</sup>, T. Malia<sup>1</sup>, B. Dubois-Bonvalot<sup>1</sup>, K. Inal<sup>2</sup>, J.-C. Fidalgo<sup>1</sup>

<sup>1</sup>Gemalto – IMT Innovation group – Avenue du Pic de Bertagne BP100 13881 Gémenos Cedex

<sup>2</sup>École Nationale Supérieure des Mines de St-Etienne – Centre Microélectronique de Provence Georges Charpak – 880, avenue de Mimet 13120 Gardanne

+33 442 616 600, [romain.cauchois@gemalto.com](mailto:romain.cauchois@gemalto.com) / [saadaoui@emse.fr](mailto:saadaoui@emse.fr)

## Abstract

Inkjet-printing of interconnects is a maskless technology that has attracted great interest for printed electronics and packaging applications. Gemalto is expecting by motivated and developing skills and knowledge in this area to be at the forefront of European Security innovation and to answer to a continuous market pressure for higher security, lower cost and more secure complex systems. With an increasing need for flexible and mass deliveries of advanced secure personal devices such as: electronic passports, ID cards, driver licenses, other smartcards, e-documents and tokens. EMSE is seeing in these new developments an exciting brand new area of research situated between material science and electronics. In this frame, deposit and pattern creation for chip interconnection require specific behaviors which have to be scientifically understood to pursue industrial harmonious implementation.

Both groups collaborated on inkjet-printed electronic routing from deposition to sintering and characterization, using collaborative means provided on Micro-PackS platform.

Key words: Inkjet-printing, flexible electronics, chip interconnection, electroless, conductive nanoparticles, routing.

## I-Introduction


The inkjet-printing technique of conductive nanoparticles, immediately followed by a sintering step, allows the reduction of process steps by a factor of three compared with common photolithography. The later is basically divided in six steps consisting in coating the base layer with several materials, before masking to transfer the circuitry patterns from a dedicated mask. After that, etching and stripping steps are performed. On comparison, the inkjet process is limited to the pattern direct-printing on the base layer and to the curing of the deposited ink in order to remove solvents, to initiate the film cohesion and to improve electrical contact between nanoparticles [1-3]. This additive approach is thus time and cost-saving for the fabrication of 2D interconnects and passive electronics. Nonetheless, films produced by this technique are usually nanoporous which simultaneously affects the electrical and the mechanical properties of printed structures [4,5].

In this paper, we describe how inkjet printing technology can suitably be used for IC chip integration through a direct writing approach. Direct flip chip on conductive tracks, routing on embedded chip and wire bonding are notably addressed. Each possibility is discussed in term of process steps. The inkjet technique is detailed and we report new developments of wire-bondable pads for flexible chip-on-board and lead-frame applications using thin films made of sintered silver nanoparticles followed by nickel electroless plating. In fact, low electrical resistivity of nanoporous silver is obtained through the optimization of sintering temperature ramps. Mechanical characterization shows that the Young's modulus and hardness still has to be improved for gold wire bonding process. This is achieved by surface finishing using nickel plating that shows a dependency to the initial microstructure of printed silver pads especially by affecting adhesion strength at the silver/nickel interface. The present technology is demonstrated through the implementation of IC chips in flexible boards


## II-Type of chip integration using inkjet.

Printed electronics is particularly attractive for industrials looking for new integration form factors, and more specifically with the perspective to obtain thin and even flexible devices. Indeed, printed electronics broaden the number of possible applications which opens ways towards thin and flexible devices. In the short term, the active part of will remain Si based in most applications. Only some passives and electrical routing may be carried out using printed electronic means as inkjet. Consequently the first step in this kind of new integration is to properly interconnect the chip to the flexible substrate. In the Figure 1 are represented three possible chip interconnections to an electrical routing. In Figure 1.a, the chip is wire-connected using Au or Al wire-bonding to the beforehand printed Ag routing. While very simple, this prototyping process flow doesn't lead to very thin devices. Indeed, the chip and wires has to be subsequently protected with a glob top before further steps. This case is more extensively developed in the paragraph IV with a reliable solution on re-enforced path. In Figure 1.b, as in the previous solution, the routing is created first (printing and sintering) before transferring the silicon die with a flip chip process. This manufacturing process requires the deposition of conductive bumps on the original Al pads to enable the electrical interconnection with the electrical routing. An underfill glue, such as ACP, is required to maintain the mechanical contact. Positioning of the chip on the conductive tracks has to be performed accurately and carefully, regarding the thickness of the Ag NP layer (less than 1  $\mu\text{m}$ ). The applied force is related as much to the number of bumps to interconnect, than to the underlying substrate. This solution looks very compact and drives to flexible modules (see Figure 2). The thickness of the chip (thinner is better regarding the flexibility) and its size are to be particularly considered regarding the CTE mismatch issues arising from the heterogeneous multimaterial assembly that can eventually lead to a discontinuous electrical contact. In Figure 1.c, a more original and advanced chip integration version is depicted. A chip with a Ni-Au finishing on pads is embedded in the substrate. It could be done using molding or under vacuum lamination. The Ag-NP routing is subsequently performed both on the substrate surface and on the chip in a single pass. The inkjet-printing technology is particularly suitable for this kind of integration process. In particular, the electrical routing can easily be recalculated by software, if need be, after the molding step where an unwanted and uncontrolled IC flowing can occur. This discrepancy cannot be corrected with a conventional lithography process. This solution should drive to very thin modules but, the inkjet-printed electrical pattern being performed directly after the molding step, the yield of inkjet technology

should be sufficiently high to limit the discard rate of devices.



**Figure 1: Type of possible chip integration: a) Standard wire bonding, b) Flip chip, c) Chip embedding .**




**Figure 2: IC interconnected by flip chip to Ag NP tracks on PET substrate.**

## III-Ink-jet silver nanoparticles tracks.

### Tuning of inkjet printing parameters

Patterns have been designed and printed using 40 nm silver nanoparticles ink on A4 Kapton sheet. Test structures include Kelvins, wire-bonding chain pads, a lead-frame for IC chips rerouting and squares for Young's modulus measurements and pull-off adhesion characterization (figure 3). An in-line inkjet printer prototype developed in the lab (JetPac) was employed to pattern the test vehicle. This fully automated prototype allows sequential pre-treatment and post-processing of printed substrate. The inkjet system is based on drop-on-demand technique which operates by propelling 30 pL droplets through each of the 256 nozzles. Ejections are driven by a bipolar pulse waveform sent to a piezoelectric print head which control the volume and the ejection velocity of droplets. An automaton ensures the coordination between the conveyor speed and the piezoelectric operating frequency for achieving patterns with line width inferior to 100  $\mu\text{m}$ . A commercially available 125

$\mu\text{m}$  thick Kapton HN polyimide substrate from DuPont has been selected for its flexibility, chemical resistance and low shrinkage behavior at curing temperature up to  $350^\circ\text{C}$ .



**Figure 3: Inkjet-printed test structures on Kapton substrate.**

#### Microstructural evolution with sintering.

Once silver lines are properly printed on the substrate, their electrical conduction is activated by the evaporation of solvents and by the sintering of metallic nanoparticles. Both of these steps are activated by thermal energy. The sintering step is achieved by providing thermal energy to nanoparticles in order to initiate diffusion regimes that will consequently cast bonds between nanoparticles. This phenomenon, called the Gibbs-Thomson effect, results from significant contributions of the surface energy to the free energy of the system. Due to their high value of surface area to volume ratio, diffusion regimes in silver nanoparticles are activated at lower temperature than the bulk melting point ( $961^\circ\text{C}$ ) [6,7].

The electrical properties of the printed thin-film are closely linked to the time and temperature couple during sintering. Since the mean free path of electrons in silver ( $\lambda=53\text{nm}$ ) is of the same order of the nanoparticles average radius ( $\langle r_0 \rangle = 40\text{nm}$ ), electrical resistance between nanoparticles is a combination of ohmic and ballistic transport [8]. In the table 1 is reported for different temperature ramp the resistivity variation function of the grain diameter. Two times silver resistivity bulk is obtained for the strongest ramp.

**Table 1: Microstructural and electrical evolution of printed silver nanoparticles under different thermal ramping ( $200^\circ\text{C}$ , 15min)**

	$0.1^\circ\text{C/s}$	$10^\circ\text{C/s}$	$50^\circ\text{C/s}$
Resistivity ( $\mu\text{Ohm-cm}$ )	5.01	4.52	3.77
Mean grain diameter (nm)	24	42	57

This curing step can be carried out using either a conventional oven or other selective techniques such as laser, microwave and joule heating [9-11].


## IV-Case of electroless re-enforcement for wire bonding chip interconnection.

### Interconnects reinforcement by electroless nickel plating

Nanoporous films usually exhibit different mechanical properties compared to the bulk, especially when the elastic modulus and hardness are considered [12]. Basically, those two parameters have low values that are greatly affected by the porosity as well as by the grain size. For successful wire-bonding operation, a thick and harder pad metallization is required in order to absorb the stress resulting from wire loading.


The direct bondability of gold wire on printed silver pads has been performed by connecting the lead-frame to the IC chip. It has been observed that whatever the microstructure of silver, the bonding step failed. Pad damages including silver splash and lifting are observed showing that both cohesive and adhesive fracture modes occurred. Those failure observations were attributed to the low Young's modulus and hardness of sintered silver pads, compared to the gold mechanical properties.

This key issue has been addressed using selective electroless nickel plating for pads reinforcement for gold wire bonding. This process has been widely adopted in microelectronics industry for the past few years as a consequence to lead-free solders specifications and for under-pads damage protection. Electroless nickel is an auto-catalytic process that is deposited from a hypophosphated nickel bath. The growth of electroless nickel has been performed during 5 min in order to achieve a  $1.7\ \mu\text{m}$ -thick nickel layer. This thickness is sufficient to improve the wear mechanical resistance and the film hardness and tends to clog the film porosities (Figure 4).



**Figure 4: Layers of Ag NP after sintering (left) and after Ni-Au electroless growth (Right)**


Ni-Au plating enabled wedge-bonding of  $25\ \mu\text{m}$  diameter gold wire with a bonding force comprised between 18 and 20 g (See figure 5).



**Figure 5: Gold wire-bonds on silver printed structures plated with electroless nickel process on a polyimide substrate.**

### Packaging performance

Once the feasibility is demonstrated, the process has to be validated by proving its capability in microelectronics systems. A flexible lead frame has thus been purposely designed and inkjet-printed on a polyimide substrate to host an IC chip in order to test performance of package from adhesion of plated interconnects to wire-bonds robustness, including contact resistance measurements between plated pads and gold wire. The testing package is shown on Figure 6.



**Figure 6: Dummy flexible package with wire-bonds from an IC chip to plated lead frame (front right and bottom) and between plated pads (front left).**

The final validation came from the functionality test of the assembly where the IC-chip interconnected to the printed lead-frame using the above-mentioned technology has been reported in a ceramic package. The reporting step has been performed to be compatible with conventional electrical testing for microelectronic devices. Smartcard ISO pads on a PCB permitted Answer to Request query of the device, a test which happened to be conclusive with full functionality. This final

test validated the pertinence of using inkjet printing jointly with electroless plating finishing for packaging applications.

### V-Conclusion

In this paper, is exposed feasible IC integration where the electrical routing of the packaging may be performed using inkjet-printing. Flip chip and chip embedding drive to very compact package but some process steps must be well tuned. In the case of wire bonding interconnection we reported the latest developments. Wedge bonding of 25 μm diameter gold wire has been performed on finished surfaces using electroless nickel immersion gold plating process. The challenge, here, was to successfully perform wired connections on printed and malleable bond-pads whose thickness can fall down to 300 nm. The improved mechanical behavior has been correlated to the good performances of the wedge bonding. A functionality test finished to validate the process exposed in this paper for chip-on-flexible devices.

### Acknowledgments

Presented printings were conducted on the JetPac equipment, an inkjet printer prototype developed in the lab with funding from EU (ERDF) and local authorities' research initiatives. This work was supported by the EURIPIDES office through COSY-3D project.

### References

- [1] Lu, G. Q. et al, "Low-temperature and pressureless sintering technology for high-performance and high-temperature interconnection of semiconductor devices", Proc International conference on thermal, mechanical and multi-physics simulation experiments in microelectronics and micro-systems , pp. 609-613 Apr. 2007.
- [2] Yamaguchi, T. et al, "Sintering mechanism of composite nanoparticle and its application to bonding in electronics", Proc Materials Science and Technology Conference, 2006.
- [3] Moon, K. S. et al, "Thermal behavior of silver nanoparticles for low-temperature interconnect applications", Journal of Electronic Materials, Vol. 34, No. 2 (2005), pp. 168-175, 2005.
- [4] Xiang, Y. et al, "Mechanical properties of porous and fully dense low-k dielectric thin films measured by means of nanoindentation and the plane-strain bulge test technique", Journal of Material Research., Vol. 21, No. 2 (2006), pp. 386-395.
- [5] Cauchois, R. et al, "Wire-bonding on inkjet-printed silver pads reinforced by electroless plating for chip on flexible board packages", Proc IEEE Electronic System-Integration Technology Conference, 2010.

- [6] Buffat, P. and Borel, J.-P., "Size effect on the melting temperature of gold particles", *Physical Review A*, Vol. 13, No. 2 (1976), pp. 2287-2298.
- [7] Allen, G. et al, "Small particle melting of pure metals", *Thin Solid Films*, Vol. 144, No. 2 (1986), pp. 297-308.
- [8] Wexler G., "The size effect and the non-local Boltzmann transport equation in orifice and disk geometry", *Proc. Phys. Soc.*, Vol. 89, No. 4 (1966), pp. 927-941.
- [9] Ko, S. H. et al, "All-inkjet-printed flexible electronics fabrication on a polymer substrate by low-temperature high-resolution selective laser sintering of metal nanoparticles", *Nanotechnology*, Vol. 18 (2007), pp. 345202-345209.
- [10] Perelaer, J. et al, "Ink-jet Printing and Microwave Sintering of Conductive Silver", *Advanced Materials*, Vol. 18 (2006), pp. 2101-2104.
- [11] Allen, M. L. et al, "Electrical sintering of nanoparticle structures", *Nanotechnology*, Vol. 19, No. 17 (2008), p. 175201.
- [12] Greer, J. R. and Street, R. A., "Mechanical characterization of solution-derived nanoparticle silver ink thin films", *Journal of Applied Physics*, Vol. 101, No. 10 (2007), pp. 103529-35.