

# **Experimental evaluation of two software countermeasures against fault attacks**

Nicolas Moro, Karine Heydemann, Amine Dehbaoui, Bruno Robisson, Emmanuelle Encrenaz

# **To cite this version:**

Nicolas Moro, Karine Heydemann, Amine Dehbaoui, Bruno Robisson, Emmanuelle Encrenaz. Experimental evaluation of two software countermeasures against fault attacks. 2014 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), May 2014, Arlington, United States. pp.112-117, 10.1109/HST.2014.6855580. emse-01032449

# **HAL Id: emse-01032449 <https://hal-emse.ccsd.cnrs.fr/emse-01032449v1>**

Submitted on 22 Jul 2014

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

# <span id="page-1-0"></span>Experimental evaluation of two software countermeasures against fault attacks

Nicolas Moro<sup>1,2</sup>, Karine Heydemann<sup>2</sup>, Amine Dehbaoui<sup>3</sup>, Bruno Robisson<sup>1</sup>, and Emmanuelle Encrenaz<sup>2</sup>

<sup>1</sup>CEA, CEA-Tech PACA, LSAS, 13541 Gardanne, France nicolas.moro@cea.fr <sup>2</sup>Sorbonne Universités, UPMC Univ Paris 06, UMR 7606, LIP6, 75005 Paris, France karine.heydemann@lip6.fr <sup>3</sup>SERMA Technologies, CESTI, 33615 Pessac, France a.dehbaoui@serma.com

#### Abstract

Injection of transient faults can be used as a way to attack embedded systems. On embedded processors such as microcontrollers, several studies showed that such a transient fault injection with glitches or electromagnetic pulses could corrupt either the data loads from the memory or the assembly instructions executed by the circuit. Some countermeasure schemes which rely on temporal redundancy have been proposed to handle this issue. Among them, several schemes add this redundancy at assembly instruction level. In this paper, we perform a practical evaluation for two of those countermeasure schemes by using a pulsed electromagnetic fault injection process on a 32-bit microcontroller. We provide some necessary conditions for an efficient implementation of those countermeasure schemes in practice. We also evaluate their efficiency and highlight their limitations. To the best of our knowledge, no experimental evaluation of the security of such instruction-level countermeasure schemes has been published yet.

## 1 Introduction

Physical attacks were introduced in the late 1990s as a new way to break cryptosystems by exploiting weaknesses in their implementation. Among them, fault attacks were introduced by Boneh et al. in 1997 (Boneh, DeMillo, and Lipton [1997\)](#page-10-0). Those attacks consist in applying a stress to the circuit in order to induce transient faults which could create an attack path (Barenghi, Breveglieri, Koren, and Naccache [2012\)](#page-10-1). Such transient faults can be induced in a large set of embedded circuits by using many physical means which include circuit underpowering (Bhasin et al. [2009\)](#page-10-2), clock glitches (Balasch, Gierlichs, and Verbauwhede [2011\)](#page-10-3), voltage glitches (Zussa et al. [2013\)](#page-11-0), changes in the temperature (Skorobogatov [2009\)](#page-11-1) or laser shots (Trichina and Korkikyan [2010\)](#page-11-2). More recently, two other fault injection techniques based on using electromagnetic waves have been proposed, either by using a harmonic injection signal (Poucheret et al. [2011\)](#page-11-3) or by using electromagnetic glitches (Dehbaoui et al. [2012\)](#page-11-4). These physical fault injection means enable to perform higher-level attack schemes such as Differential Fault Analysis (DFA) or safe-error attacks (Karaklajic, Schmidt, and Verbauwhede [2013\)](#page-11-5).

This work was done while Amine Dehbaoui was with École Nationale Supérieure des Mines de Saint-Étienne (ENSM.SE), 13541 Gardanne, France.

This article has been presented at the IEEE International Symposium on Hardware-Oriented Security and Trust (HOST 2014, Arlington, USA). A copy of the presentation can be found on <http://www.nicolasmoro.net/research>.

c 2014 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. The final publication is available at IEEE via <http://dx.doi.org/10.1109/HST.2014.6855580>.

<span id="page-2-3"></span>Those higher-level attack schemes all rely on an attacker's fault model, which is an abstraction of the set of faults an attacker can perform (Barenghi, Breveglieri, Koren, and Naccache [2012\)](#page-10-1). Using such a fault model is necessary to design both software and hardware countermeasures. Defining such an abstracted model requires a good understanding of the effects of the fault injection means. As many kinds of faults can be obtained even with a single fault injection technique, the practical efficiency of a countermeasure highly depends on the accuracy of the considered fault model. Thus, some experiments are necessary both to define realistic fault models and to guarantee the practical efficiency of a countermeasure.

In this paper, we experimentally evaluate the robustness of two software countermeasure schemes against fault injection on embedded programs. These two countermeasures have slightly different purposes and could be combined together. Both of them are designed at assembly code level and rely on providing some replacement sequences to strengthen some sensitive instructions. The first one, proposed in previous works (Moro, Heydemann, et al. [2014\)](#page-11-6), aims at ensuring a fault tolerant execution. It covers almost all the instructions of the considered instruction set and has been formally proven resistant against an instruction skip fault model. The second one was proposed by Barenghi et al. (Barenghi, Breveglieri, Koren, Pelosi, et al. [2010\)](#page-10-4). It uses an instruction duplication approach to perform a fault detection. It has been designed using a more generic fault model but covers a smaller set of instructions. The evaluation experiments that are conducted in this paper will enable us to determine some necessary conditions for an efficient implementation of these countermeasures and to highlight their possible limitations.

The rest of this paper is organized as follows. Section [2](#page-2-0) provides an overview of some existing software countermeasure schemes and of the considered injection means for the experiments. Section [3](#page-3-0) introduces the experimental platform and environment. Section [4](#page-4-0) describes the two studied countermeasures and provides a practical evaluation of their robustness on simple assembly codes. Finally, Section [5](#page-7-0) details some results obtained for the two countermeasures on some more complex codes from a FreeRTOS implementation.

## <span id="page-2-0"></span>2 Related works

This section reviews software countermeasures for embedded systems in [2.1](#page-2-1) and motivates the use of an electromagnetic fault injection technique for the experiments in [2.2.](#page-2-2)

### <span id="page-2-1"></span>2.1 Software countermeasures

On embedded systems, software-only countermeasure bring some flexibility and avoid any modification on the underlying hardware. Against fault attacks, common countermeasure techniques directly come from software-implemented fault tolerance (SWIFT) techniques (Reis et al. [2005\)](#page-11-7). Such countermeasure schemes include temporal redundancy, parity checking or checksum-based error detection (Barenghi, Breveglieri, Koren, and Naccache [2012\)](#page-10-1). For cryptographic implementations, those SWIFT principles have mostly been applied at a function-level or algorithm-level (Oboril, Sagar, and Tahoori [2013\)](#page-11-8). Otherwise, some algorithmspecific countermeasures (Joye [2012\)](#page-11-9), some applicative countermeasures to protect Java Card applets (Sere, Iguchi-Cartigny, and Lanet [2011\)](#page-11-10) or some combined software-hardware countermeasure schemes (Arora et al. [2005\)](#page-10-5) have also been designed.

Those countermeasures are defined with respect to an attacker's model. Such a model provides a theoretical set of faults an attacker could produce. Since performing practical experiments on software countermeasures may require some advanced fault injection means and can be very time-consuming, fault models are also used to perform fault injection simulations (Theissing et al. [2013\)](#page-11-11) or formal proofs (Moro, Heydemann, et al. [2014\)](#page-11-6). Those simulations help to provide stronger guarantees about the efficiency of the tested countermeasures. However, certification processes include practical experiments [\("Joint Interpretation Library](#page-11-12) [Application of Attack Potential to Smartcards" 2009\)](#page-11-12). Thus, the strongest guarantee can only be brought by performing practical experiments on real devices. To the best of our knowledge, no practical evaluation of the efficiency of some generic assembly-level countermeasures has been proposed yet.

#### <span id="page-2-2"></span>2.2 Electromagnetic fault injection technique

Pulsed electromagnetic fault injection has been introduced in the last decade and has turned out to be an effective way to inject transient faults in a circuit's computation. Recent works, such as (Dehbaoui et <span id="page-3-3"></span>al. [2012\)](#page-11-4) or (Moro, Dehbaoui, et al. [2013\)](#page-11-13) tend to show that pulsed electromagnetic fault injection could enable to induce faults that are very similar to the faults obtained with clock glitches (Balasch, Gierlichs, and Verbauwhede [2011\)](#page-10-3), voltage glitches (Zussa et al. [2013\)](#page-11-0) or even laser shots on the logic part of a microcontroller (Trichina and Korkikyan [2010\)](#page-11-2). Thus, we think that this electromagnetic fault injection technique should still be representative enough to get a good evaluation of the efficiency of the tested countermeasures.

## <span id="page-3-2"></span><span id="page-3-0"></span>3 Experimental setup



Figure 1: Electromagnetic fault injection bench

## 3.1 Pulsed electromagnetic fault injection

Conductors such as the rails of a power distribution network are one of the primary electromagnetic interferences risk factors for a circuit. They also act as antennas for the radiated electromagnetic pulse flux generated by a coil. This magnetic flux then induces an electromotive force in the power distribution net-work that leads to a violation of a circuit's timing constraints (Poucheret et al. [2011\)](#page-11-3). In (Omarouayache et al. [2013\)](#page-11-14), Omarouayache et al. studied magnetic probes built on the basis of small wire loops for the purpose of near-field injection. Their investigation have lead to some useful guidelines to design an electromagnetic antenna. They show that the antenna must be designed as wide-band components to transfer the electromagnetic power with the best efficiency. It was also shown that few loops must be used to optimize the field intensity, and the introduction of a point-sharpened ferrite in the middle of the loop concentrates efficiently the field for near-field operation. Such a magnetic probe enables to induce voltage drops in the target circuit. Those voltage drops then lead to violations of the timing constraints and to faults in the target circuit (Dehbaoui et al. [2012\)](#page-11-4).

## 3.2 Target circuit

The chosen target is an up-to-date 32-bit microcontroller designed in a CMOS 130 nm technology. It is based on the ARM Cortex-M3 processor (Yiu [2009\)](#page-11-15). Its operating frequency is set to 56 MHz without any cache memory. It is also important to mention that no prefetch buffer is activated. Thus, the full execution of some instruction can take several cycles. Cortex-M3 processors use a Harvard architecture and run the ARM Thumb-2 instruction set<sup>[1](#page-3-1)</sup>, which contains both 16-bit and 32-bit instructions. The target circuit embeds some basic security mechanisms against some low-cost fault injection techniques such as clock and voltage glitches. Some interrupt vectors can handle several hardware faults and can be used for a basic fault detection.

## 3.3 Electromagnetic fault injection bench

Figure [1](#page-3-2) shows an architectural view of the electromagnetic fault injection platform. It is based on a high speed voltage pulse generator and uses a coil with few turns (diameter of  $500 \mu m$ ) as injection antenna.

<span id="page-3-1"></span><sup>1</sup>See ARM Architecture Reference Manual - Thumb-2 Supplement, 2005

<span id="page-4-4"></span>The pulse generator is used to deliver voltage pulses (from  $-210$  V to 210 V) to the magnetic coil. It has a constant rise and fall transition time of 2 ns. For our experiments, the pulses' width is set to 10 ns. The target circuit is mounted on a high-accuracy X Y Z motorized stage. The position of the injection antenna is the same for all the experiments of this paper, it has been found by a trial-and-reset approach. This bench also includes some standard control elements such as a PC, an oscilloscope and a Keil ULINKpro debug system. The computer sends pulse injection parameters to the pulse generator. It also controls the target board by using the Keil µVision UVSOCK library<sup>[2](#page-4-1)</sup>. Since the microcontroller is restarted before injecting a fault, every fault injection attempt requires about 1 s. This fault injection bench and the influence of the different experimental parameters have been presented in more details in previous works (Moro, Dehbaoui, et al. [2013\)](#page-11-13).

## <span id="page-4-0"></span>4 Experimental evaluation of the countermeasures

The following section first introduces the faults that can be obtained with our experimental setup in [4.1](#page-4-2) and the approach we use for the evaluation in [4.2.](#page-5-0) Then, it provides an experimental evaluation of the two studied countermeasures on a very simple assembly code in [4.3](#page-5-1) and [4.4.](#page-6-0)

### <span id="page-4-2"></span>4.1 Preliminaries about the fault model

The fault injection technique we use enables to induce violations of the timing constraints of an integrated circuit (Dehbaoui et al. [2012\)](#page-11-4). For a microcontroller, bus transfers from the Flash memory are the operations that requires the longest time in a clock cycle (Moro, Dehbaoui, et al. [2013\)](#page-11-13). Thus, the bus transfers from the Flash memory can easily be corrupted by using delay faults. The Flash memory contains both instructions and data. Thereby, two pipeline stages may be hit by such a technique: the fetch stage (for every instruction) and the *decode* stage. In the *fetch* stage, the circuit fetches 32 bits of data from the instruction memory at every clock cycle. Nevertheless, the Thumb-2 instruction set contains both 16-bit and 32-bit instructions. Thus, two instructions at a time might be corrupted. Moreover, *load* instructions also fetch a piece of data in the decode phase. Thus, this piece of data can be corrupted too.

<span id="page-4-3"></span>

Figure 2: Fault injection results for a ldr r0,=0xCAFECAFE instruction

To highlight these two trends, we performed a fault injection experiment on a single 16-bit ldr instruction. In this example, the target instruction is a  $1dr$  r0,  $[pc, #40]$  PC-relative load instruction that has been generated by the armasm assembler from the macro  $1dr$  r0,=0xCAFECAFE. This loaded value has been chosen because it is a very specific value that cannot been found anywhere else in the memory or cannot be the

<span id="page-4-1"></span><sup>2</sup>Keil UVSOCK: http://www.keil.com/appnotes/docs/apnt 198.asp

<span id="page-5-3"></span>output of almost all the possible instruction replacements. Moreover, some of the hardware exception handlers enable to access the address of the instruction that triggered the exception. We use this piece of information to define the time intervals that will be swept in our experiments. For this experiment, we performed a fault injection for 9 voltage values (from −210 V to −170 V) and over a 200 ns time interval. Another analysis we performed with positive voltages led to the same patterns for this target instruction. Such a 200 ns time interval is very long in comparison to the 17.8 ns clock period. This can be explained both by the fact that we need to cover the three pipeline stages of the instruction and by the fact that several clock cycles are necessary for the memory fetches. This time interval has been swept by steps of 200 ps. For every injection time, the fault injection process has been performed two times. The fault injection results are presented on Fig. [2.](#page-4-3) This graph shows the Hamming weight of the output values in r0 when no exception has been triggered depending on the pulse voltage and the pulse injection time. The Hamming weight of the 0xCAFECAFE expected value is 22. On this figure, we can clearly distinguish two groups of output faults, located around two injection times: those around around 100 ns and those around 200 ns. Their distribution of faulty values is very different. The first one corresponds to the fetch stage. Since the instruction opcode is corrupted, very few instruction corruptions lead to a valid new instruction. Most of them generate an invalid instruction that triggers an exception. Among the instruction fetch corruptions that led to a fault in r0, some instructions have also been transformed into branch instructions. The second group corresponds to the *decode* phase. Since the loaded word is corrupted, we can observe a much bigger diversity in the faulty outputs for this injection time. One has to note that such kind of results are not specific to electromagnetic glitches and have been obtained for other fault injection means (Balasch, Gierlichs, and Verbauwhede [2011;](#page-10-3) Trichina and Korkikyan [2010\)](#page-11-2).

## <span id="page-5-0"></span>4.2 Evaluation approach

We need to define a relevant metric to evaluate the efficiency of the countermeasures. Since the countermeasure sequences add some instructions, the time to execute a full countermeasure sequence becomes longer than the time to execute the initial instruction. Thus, the number of vulnerable points, i.e. the injection times for which a fault injection attempt is successful, may also increase. Comparing the percentage of faulty outputs could appear to be a solution to compare two data sets with different numbers of measurements. Nevertheless, we assume that the most meaningful metric for such a comparison is the number of faults that have been obtained on the destination register. The countermeasure is really effective if it can overcome the fact that some new vulnerable points are added and if it can decrease this number of vulnerable points. Thus, comparing the number of faulty outputs is probably the most relevant metric for an attacker since it indicates the number of potential vulnerabilities on an embedded code.

Moreover, it is important to mention that we analyzed several metrics such as the global number of faults on any register or the number of faults that match an instruction skip for every experiment. It happened very frequently that several metrics show exactly the same pattern. For clarity purposes on the curves presented in this paper, we chose the metrics we assume to be the most significant for each experiment when the other relevant metrics showed the same trend.

#### <span id="page-5-1"></span>4.3 Fault tolerance countermeasure

This countermeasure aims at providing a fault-tolerant replacement sequence for most of the instruction of an instruction set (Moro, Heydemann, et al. [2014\)](#page-11-6). Such a countermeasure has been designed to be tolerant to any single instruction skip and does not provide any protection to the data flow. An example of the use of this countermeasure (from Moro, Heydemann, et al. [2014\)](#page-11-6) is given in Listing [1.](#page-5-2) In this example, the replacement sequence mimics the effect of a bl instruction by putting the return pointer into the link register lr and branching to the destination function. Even if no fault is injected, the subroutine is only called once, since the return pointer is set after the two b instructions.

```
Listing 1 : Fault tolerance countermeasure for a bl function instruction
1 adr r1, return_label
2 \quad \text{adr} \quad \text{r1}, \quad \text{return\_label}3 add \text{lr}, \text{rl}, \#1 ; Thumb mode requires the
4 add \ln, r1, \#1 ; last bit of LR to be set
```
5 b function 6 **b** function <sup>7</sup> r e t u r n l a b e l

In Listing [1,](#page-5-2) the two adr and the two b instructions are encoded with their 16-bit encoding by default. In order to force the armasm assembler to use a 32-bit encoding, one can use the .w suffix after the instruction mnemonic ( $adr.w$ ) or use the registers r8 to r14. Indeed, since the two add instructions use the 1r (r14) register, they are necessarily encoded with a 32-bit size.

Thus, we performed some fault injection experiments on four codes: a bl instruction without countermeasure (100 ns time interval by steps of 200 ps), a bl.w instruction with forced 32-bit encoding without countermeasure (100 ns), the replacement sequence from Listing [1](#page-5-2) (400 ns) and this replacement sequence with forced 32-bit encoding (400 ns). Several values were used for the pulse voltage, from  $-210$  V to  $-170$  V and from 120 V to 150 V by steps of 5 V. The target circuit crashes for voltages over 150 V, and no faults were obtained for pulse voltages between  $-160$  V and 120 V. In this experiment, the subroutine that is called only modifies r0. Thus, we analyze the number of faults in r0 at the end of the experiment to evaluate the countermeasure. The faults on any register curves correspond to an output in which at least one register contains a value different from the expected one.

<span id="page-6-1"></span>

Figure 3: Fault injection results for the fault tolerance countermeasure

The fault injection results are shown on Fig. [3.](#page-6-1) First, we can observe that the curves related to the number of faults in r0 and the number of faults on at least one register follow the same patterns, which tends to prove the relevance of choosing the number of faulty outputs in r0 as a relevant metric. Then, we can also observe that applying the countermeasure without forced 32-bit encoding does not seem efficient. Indeed, this countermeasure has not been designed to be resistant to two consecutive instruction corruptions. Because of the memory alignment in the experiment, in the replacement sequence the first two adr instructions and later the last two b instructions are loaded in a single *fetch* stage. Thus, it seems that such double corruption happened. Moreover, we can also observe that no faulty output has been obtained for pulses with a negative voltage on a single 32-bit bl.w instruction. Nevertheless, such an instruction could still be faulted by using pulses with a positive voltage. An explanation for such result can be found in the way instructions are encoded. The 16-bit subset of the instruction set is very compact (most of the 16-bit values correspond to one instruction) while the 32-bit subset is very sparse: very few bit flips can change a 16-bit instruction into another instruction, but this assertion is not true for a 32-bit encoding. Finally, for the experiment with a fault tolerance countermeasure and a forced 32-bit encoding, some faults on other registers that are due to instruction *fetch* corruptions and very few faults on  $r0$  have still be obtained. To sum up, this countermeasure appears to be very effective for both positive and negative glitches. Applying the countermeasure scheme with a forced 32-bit encoding is a necessary condition to guarantee its efficiency.

### <span id="page-6-0"></span>4.4 Fault detection countermeasure

This countermeasure aims at detecting any single fault, including instruction skips, some cases of instruction replacements and faults on the data flow. It is based on duplicating the execution of an instruction and <span id="page-7-3"></span>storing its results in another extra register (Barenghi, Breveglieri, Koren, Pelosi, et al. [2010\)](#page-10-4). Then, a comparison is done to detect any difference between the two destination registers. If an error is detected, the program branches to an error handler subroutine. This countermeasure can directly be applied to several ALU instructions. Nevertheless, it is not yet applicable to some more special instructions such as branch instructions or instructions that use the flags. As an example, the countermeasure for a ldr instruction (from Barenghi, Breveglieri, Koren, Pelosi, et al. [2010\)](#page-10-4) is given in Listing [2.](#page-7-1) In this code example, a value is loaded from the Flash memory. The address of this value is relative to the program counter.

```
Listing 2 : Fault detection countermeasure for a ldr instruction
1 ldr r0, [pc, #40] ; initial load instruction
2 ldr r1, [pc, #38] ; duplicated load instruction<br>3 cmp r0, r1 ; comparison between r0 and r
3 cmp r0, r1 ; comparison between r0 and r1
  bne error ; if r0 != r1, raise an error
```
We performed some fault injection experiments on four codes: a single ldr instruction that loads  $\alpha$ CAFECAFE (150 ns time interval by steps of 200 ps), a single  $\Delta \mathbf{r}$ . w instruction with a forced 32-bit encoding (150 ns), the replacement sequence presented in Listing [2](#page-7-1) (300 ns) and the same replacement sequence with a forced 32-bit encoding for every instruction (500 ns).

<span id="page-7-2"></span>

Figure 4: Fault injection results for the fault detection countermeasure

The fault injection results are presented in Fig. [4.](#page-7-2) The detected faults curves show the number of calls to the error subroutine. From a black box approach, we can observe that applying the countermeasure without forced 32-bit encoding creates more vulnerable injection times than the initial single ldr instruction and does not bring any security for negative glitches. Nevertheless, this countermeasure seems to work very well for positive glitches. Finally, the countermeasure scheme appears to be very effective with a 32-bit encoding of the instructions, it can handle both types of faults presented in [4.1,](#page-4-2) either on the data flow or the control flow.

# <span id="page-7-0"></span>5 Evaluation of the countermeasures on a FreeRTOS implementation

## 5.1 FreeRTOS and target implementation

This section gives details about some experimental results that have been obtained on a FreeRTOS-MPU implementation. FreeRTOS is a portable open-source real-time operating system (RTOS) for embedded devices. It it written in C and has been designed to be very simple to provide a convenient set of tools to design real-time applications. In the following experiments, the FreeRTOS-MPU implementation we use <span id="page-8-4"></span>has been built with the Keil MDK-ARM compiler. FreeRTOS is a multitasking operating system. It uses a scheduler to decide which task should be executing. At every interrupt from the system timer, this scheduler gives processing time to the task with the highest priority. FreeRTOS-MPU is a special port of FreeRTOS that uses the Memory Protection Unit (MPU) and the hardware privilege levels of the Cortex-M3 processor. It is able to create tasks in either privileged or unprivileged mode.

We chose to use a FreeRTOS implementation to show the practical interest such countermeasures could have for real-world complex projects that cannot be directly designed in assembly language. Indeed, these countermeasures could directly be applied to a compiled binary to reinforce an embedded system's resistance to fault attacks. A use case for the fault tolerance countermeasure is shown in [5.2,](#page-8-0) another one for the fault detection countermeasure is provided in [5.3.](#page-8-1)

### <span id="page-8-0"></span>5.2 Fault tolerance countermeasure

At system initialization, the tasks are created and the processor runs in privileged mode. Then, before starting the first task, the prvRestoreContextOfFirstTask function is called. This function uses several types of instructions and sets the execution context to run the first task. It also switches the processor to unprivileged mode if the first task is an unprivileged task. If the systems runs no privileged task, the processor never switches back to privileged mode since the scheduler also runs in unprivileged mode. In particular, this function is theoretically vulnerable to a fault attack: an instruction skip attack can skip the  $\mathbb{R}^3$  $\mathbb{R}^3$  instruction that switches to unprivileged mode. The most sensitive part of this function is shown on Listing [3.](#page-8-3)

```
Listing 3 : End of the prvRestoreContextOfFirstTask function
1 msr control, r3 ; switches to unprivileged mode
2 msr psp, r0 ; initializes the stack pointer
\frac{3}{5} mov r0, #0
4 msr basepri, r0 ; base priority mask register
  1dr \text{lr}, =0 \text{xffffffd}6 bx 1r ; returns to Thread mode
```
We performed some fault injection experiments on the whole function, either without countermeasure (2 µs time interval) or with the fault tolerance countermeasure and a forced 32-bit encoding applied to every instruction  $(5 \mu s)$ . The results are presented on Fig. [5.](#page-9-0) They show a very mixed efficiency for the countermeasure on this code, with a good efficiency only for positive glitches. Such a result might be explained by the fact that this countermeasure has been designed for an instruction skip fault model. For some parts of the tested code, this fault model may be too simplified and may be an incorrect abstraction for the injected faults. Indeed, the instruction skip fault model has been observed for different experimental configurations on several targets (Dehbaoui et al. [2012;](#page-11-4) Barenghi, Breveglieri, Koren, and Naccache [2012\)](#page-10-1). Nevertheless, some recent research papers have shown that instruction skips could be a specific case of replacements in the instruction binary code (Balasch, Gierlichs, and Verbauwhede [2011;](#page-10-3) Moro, Dehbaoui, et al. [2013\)](#page-11-13). The instruction skip fault model can probably be a good abstraction on simple codes but visibly lacks of relevance for more complex codes. Thus, defining a more accurate fault model seems to be a prerequisite for any future improvement of this countermeasure.

#### <span id="page-8-1"></span>5.3 Fault detection countermeasure

Every task has its own level of priority. A constant named configMAX PRIORITIES is used to set the maximal level of priority that tasks can take. If the system tries to create a task with a higher level of priority, the task is created with the priority level contained in configMAX PRIORITIES. Moreover, the xTaskCreateRestricted function takes as input a structure which contains the task parameters and uses the content of this structure to call the xTaskGenericCreate function. In such a structure, the uxPriority integer is used to define the task's priority. Since for the tasks that are created at the system's initialization those configuration structures are generally stored in the Flash memory, the uxPriority integer is generally loaded with a ldr instruction. Thus, a fault injection attempt may corrupt this ldr instruction and result into a priority elevation for a specific task. The target code is presented in Listing [4.](#page-9-1)

<span id="page-8-2"></span> $3<sub>msr</sub>$  moves the contents of a general-purpose register into a special register

<span id="page-9-0"></span>

Figure 5: Fault injection results on the prvRestoreContextOfFirstTask function of a FreeRTOS implementation

<span id="page-9-1"></span>

We performed some fault injection experiments on the 14 assembly instructions (which include 3 ldr instructions) that set the input arguments for the function, either without countermeasure (1 µs time interval) or with the fault detection countermeasure and a forced 32-bit encoding applied only on the ldr instructions (2  $\mu$ s) or with the fault detection countermeasure and a forced 32-bit encoding on all the instructions (4  $\mu$ s). The results are presented on Fig. [6.](#page-10-6) They show an average efficiency when only applied to  $1dr$  instructions. The remaining faulty outputs are due to the corruption of other unprotected instructions. Indeed, the countermeasure is very effective when applied to every instruction: less than 20 faulty outputs have been obtained for every tested voltage.

# 6 Conclusion

In this paper, we have provided a practical study of two assembly-level software countermeasure against fault injection attacks. Even if those countermeasures are theoretically secure, it turns out that the level of security they add could be nullified if their implementation on a target platform is not performed in the right way. On this target platform with a variable-size instruction set, we need to make sure that no more than one instruction at a time is loaded at every clock cycle. This evaluation has also been performed on more complex codes from a FreeRTOS implementation.

The fault tolerance countermeasure has been very effective to protect an isolated subroutine call instruction. Thus, it seems such a sensitive instruction can be significantly reinforced against fault attacks. Yet, on a complex code, its results have been very mixed. Since this countermeasure has been formally proven resistant to instruction skips, its main limitation appears to be due to its considered fault model, which is probably too simplistic and does not provide a good enough coverage of the induced faults. A deeper understanding of the faults that can be produced in practice is necessary to define a more accurate fault model and then improve this countermeasure.

The fault detection countermeasure has been designed to protect a smaller set of instructions. The

<span id="page-10-6"></span>

Figure 6: Fault injection results on the instructions before the call to the xTaskGenericCreate function of a FreeRTOS implementation

countermeasure has been very effective on the considered test cases. On a more complex code which only contains instructions for which a fault detection approach can be used, the countermeasure greatly increases the security level. However, its main drawback appears to be its limitation to a restricted set of instructions. Since the experimental results have shown a very good efficiency, this countermeasure needs to be extended to a larger set of instructions.

A possible extension of this work could evaluate the impact of such assembly-level countermeasures on the side-channel leakages of the circuit and study whether they can be combined with other software countermeasures against leakages.

# References

- <span id="page-10-5"></span>Arora, D., Ravi, S., Raghunathan, A., and Jha, N.K. (2005). "Secure Embedded Processing through Hardware-Assisted Run-Time Monitoring". In: *Design, Automation and Test in Europe*. IEEE, pp. 178–183. DOI: [10.1109/DATE.2005.266](http://dx.doi.org/10.1109/DATE.2005.266) (cit. on p. [2\)](#page-2-3).
- <span id="page-10-3"></span>Balasch, Josep, Gierlichs, Benedikt, and Verbauwhede, Ingrid (2011). "An In-depth and Black-box Characterization of the Effects of Clock Glitches on 8-bit MCUs". In: 2011 Workshop on Fault Diagnosis and Tolerance in Cryptography. IEEE, pp. 105–114. DOI: [10.1109/FDTC.2011.9](http://dx.doi.org/10.1109/FDTC.2011.9) (cit. on pp. [1,](#page-1-0) [3,](#page-3-3) [5,](#page-5-3) [8\)](#page-8-4).
- <span id="page-10-1"></span>Barenghi, Alessandro, Breveglieri, Luca, Koren, Israel, and Naccache, David (2012). "Fault Injection Attacks on Cryptographic Devices: Theory, Practice, and Countermeasures". In: Proceedings of the IEEE 100.11, pp. 3056–3076. doi: [10.1109/JPROC.2012.2188769](http://dx.doi.org/10.1109/JPROC.2012.2188769) (cit. on pp. [1,](#page-1-0) [2,](#page-2-3) [8\)](#page-8-4).
- <span id="page-10-4"></span>Barenghi, Alessandro, Breveglieri, Luca, Koren, Israel, Pelosi, Gerardo, and Regazzoni, Francesco (2010). "Countermeasures against fault attacks on software implemented AES". In: Proceedings of the 5th Workshop on Embedded Systems Security - WESS '10. New York, New York, USA: ACM Press, pp. 1–10. doi: [10.1145/1873548.1873555](http://dx.doi.org/10.1145/1873548.1873555) (cit. on pp. [2,](#page-2-3) [7\)](#page-7-3).
- <span id="page-10-2"></span>Bhasin, Shivam, Selmane, Nidhal, Guilley, Sylvain, and Danger, Jean-Luc (2009). "Security evaluation of different AES implementations against practical setup time violation attacks in FPGAs". In: 2009 IEEE International Workshop on Hardware-Oriented Security and Trust. IEEE, pp. 15–21. DOI: [10.1109/HST.](http://dx.doi.org/10.1109/HST.2009.5225057) [2009.5225057](http://dx.doi.org/10.1109/HST.2009.5225057) (cit. on p. [1\)](#page-1-0).
- <span id="page-10-0"></span>Boneh, Dan, DeMillo, Richard A, and Lipton, Richard J (1997). "On the Importance of Checking Cryptographic Protocols for Faults". In: Proceedings of the 16th annual international conference on Theory and application of cryptographic techniques. EUROCRYPT'97 1233, pp. 37–51 (cit. on p. [1\)](#page-1-0).
- <span id="page-11-4"></span>Dehbaoui, Amine, Dutertre, Jean-Max, Robisson, Bruno, and Tria, Assia (2012). "Electromagnetic Transient Faults Injection on a Hardware and a Software Implementations of AES". In: 2012 Workshop on Fault Diagnosis and Tolerance in Cryptography. IEEE, pp. 7–15. DOI: [10.1109/FDTC.2012.15](http://dx.doi.org/10.1109/FDTC.2012.15) (cit. on pp. [1](#page-1-0)[–4,](#page-4-4) [8\)](#page-8-4).
- <span id="page-11-12"></span>"Joint Interpretation Library Application of Attack Potential to Smartcards" (2009). In: (cit. on p. [2\)](#page-2-3).
- <span id="page-11-9"></span>Joye, Marc (2012). "A Method for Preventing "Skipping" Attacks". In: 2012 IEEE Symposium on Security and Privacy Workshops. IEEE, pp.  $12-15$ . DOI:  $10.1109/SPW.2012.14$  (cit. on p. [2\)](#page-2-3).
- <span id="page-11-5"></span>Karaklajic, Dusko, Schmidt, Jorn-Marc, and Verbauwhede, Ingrid (2013). "Hardware Designer's Guide to Fault Attacks". In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21.12, pp. 2295– 2306. doi: [10.1109/TVLSI.2012.2231707](http://dx.doi.org/10.1109/TVLSI.2012.2231707) (cit. on p. [1\)](#page-1-0).
- <span id="page-11-13"></span>Moro, Nicolas, Dehbaoui, Amine, Heydemann, Karine, Robisson, Bruno, and Encrenaz, Emmanuelle (2013). "Electromagnetic Fault Injection: Towards a Fault Model on a 32-bit Microcontroller". In: 2013 Workshop on Fault Diagnosis and Tolerance in Cryptography. IEEE, pp. 77–88. DOI: [10.1109/FDTC.2013.9](http://dx.doi.org/10.1109/FDTC.2013.9) (cit. on pp. [3,](#page-3-3) [4,](#page-4-4) [8\)](#page-8-4).
- <span id="page-11-6"></span>Moro, Nicolas, Heydemann, Karine, Encrenaz, Emmanuelle, and Robisson, Bruno (2014). "Formal verification of a software countermeasure against instruction skip attacks". In: Journal of Cryptographic Engineering. DOI:  $10.1007/s13389-014-0077-7$  (cit. on pp. [2,](#page-2-3) [5\)](#page-5-3).
- <span id="page-11-8"></span>Oboril, Fabian, Sagar, Ilias, and Tahoori, Mehdi B. (2013). "A-SOFT-AES: Self-adaptive software-implemented fault-tolerance for AES". In: 2013 IEEE 19th International On-Line Testing Symposium (IOLTS). IEEE, pp. 104–109. doi: [10.1109/IOLTS.2013.6604059](http://dx.doi.org/10.1109/IOLTS.2013.6604059) (cit. on p. [2\)](#page-2-3).
- <span id="page-11-14"></span>Omarouayache, R., Raoult, J., Jarrix, S., Chusseau, L., and Maurine, P. (2013). "Magnetic microprobe design for EM fault attack". In: Electromagnetic Compatibility (EMC EUROPE), 2013 International Symposium on, pp. 949–954 (cit. on p. [3\)](#page-3-3).
- <span id="page-11-3"></span>Poucheret, F, Chusseau, L, Robisson, B, and Maurine, P (2011). "Local electromagnetic coupling with CMOS integrated circuits". In: 2011 8th Workshop on Electromagnetic Compatibility of Integrated Circuits (cit. on pp. [1,](#page-1-0) [3\)](#page-3-3).
- <span id="page-11-7"></span>Reis, GA, Chang, Jonathan, Vachharajani, Neil, Rangan, R., and August, D.I. (2005). "SWIFT: Software Implemented Fault Tolerance". In: International Symposium on Code Generation and Optimization. IEEE, pp. 243–254. doi: [10.1109/CGO.2005.34](http://dx.doi.org/10.1109/CGO.2005.34) (cit. on p. [2\)](#page-2-3).
- <span id="page-11-10"></span>Sere, Ahmadou Al Khary, Iguchi-Cartigny, Julien, and Lanet, Jean-Louis (2011). "Evaluation of Countermeasures Against Fault Attacks on Smart Cards". In: International Journal of Security and Its Applications 5.2, pp. 49–60 (cit. on p. [2\)](#page-2-3).
- <span id="page-11-1"></span>Skorobogatov, Sergei (2009). "Local heating attacks on Flash memory devices". In: 2009 IEEE International Workshop on Hardware-Oriented Security and Trust. IEEE, pp. 1-6. DOI: [10.1109/HST.2009.5225028](http://dx.doi.org/10.1109/HST.2009.5225028) (cit. on p. [1\)](#page-1-0).
- <span id="page-11-11"></span>Theissing, Nikolaus, Merli, Dominik, Smola, Michael, Stumpf, Frederic, and Sigl, Georg (2013). "Comprehensive Analysis of Software Countermeasures against Fault Attacks". In: Design, Automation & Test in Europe Conference & Exhibition (DATE), 2013. New Jersey: IEEE Conference Publications, pp. 404–409. doi: [10.7873/DATE.2013.092](http://dx.doi.org/10.7873/DATE.2013.092) (cit. on p. [2\)](#page-2-3).
- <span id="page-11-2"></span>Trichina, Elena and Korkikyan, Roman (2010). "Multi Fault Laser Attacks on Protected CRT-RSA". In:  $2010$  Workshop on Fault Diagnosis and Tolerance in Cryptography. IEEE, pp. 75–86. DOI: [10.1109/](http://dx.doi.org/10.1109/FDTC.2010.14) [FDTC.2010.14](http://dx.doi.org/10.1109/FDTC.2010.14) (cit. on pp. [1,](#page-1-0) [3,](#page-3-3) [5\)](#page-5-3).
- <span id="page-11-15"></span>Yiu, Joseph (2009). The Definitive Guide To The ARM Cortex-M3, p. 479 (cit. on p. [3\)](#page-3-3).
- <span id="page-11-0"></span>Zussa, Loic, Dutertre, Jean-Max, Clediere, Jessy, and Tria, Assia (2013). "Power supply glitch induced faults on FPGA: An in-depth analysis of the injection mechanism". In: 2013 IEEE 19th International On-Line Testing Symposium (IOLTS). IEEE, pp. 110–115. doi: [10.1109/IOLTS.2013.6604060](http://dx.doi.org/10.1109/IOLTS.2013.6604060) (cit. on pp. [1,](#page-1-0) [3\)](#page-3-3).