N. Selmane, S. Bhasin, S. Guilley, and J. Danger, Security evaluation of application-specific integrated circuits and field programmable gate arrays against setup time violation attacks, IET Information Security, vol.5, issue.4, pp.181-190, 2011.
DOI : 10.1049/iet-ifs.2010.0238

L. Zussa, J. Dutertre, J. Clédì-ere, B. Robisson, and A. Tria, Investigation of timing constraints violation as a fault injection means, DCIS'2012: XVII Conference on Design of Circuits and Integrated Systems, 2012.
URL : https://hal.archives-ouvertes.fr/emse-00742652

M. Hutter, J. Schmidt, and T. Plos, Contact-based fault injections and power analysis on RFID tags, 2009 European Conference on Circuit Theory and Design, pp.409-412, 2009.
DOI : 10.1109/ECCTD.2009.5275012

K. M. Zick, M. Srivastav, W. Zhang, and M. French, Sensing nanosecond-scale voltage attacks and natural transients in FPGAs, Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays, FPGA '13, pp.101-104, 2013.
DOI : 10.1145/2435264.2435283

. De, All-digital circuit-level dynamic variation monitor for silicon debug and adaptive clock control Circuits and Systems I: Regular Papers, IEEE Transactions on, vol.58, issue.9, pp.2017-2025, 2011.

A. Barenghi, G. Bertoni, L. Breveglieri, M. Pellicioli, and G. Pelosi, Low voltage fault attacks to AES, 2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), pp.7-12, 2010.
DOI : 10.1109/HST.2010.5513121

A. Barenghi, L. Breveglieri, I. Koren, and D. Naccache, Fault Injection Attacks on Cryptographic Devices: Theory, Practice, and Countermeasures, Proceedings of the IEEE, 2012.
DOI : 10.1109/JPROC.2012.2188769

URL : https://hal.archives-ouvertes.fr/hal-01110932

P. Dudek, S. Szczepanski, and J. V. Hatfield, A high-resolution cmos time-to-digital converter utilizing a vernier delay line Solid-State Circuits, IEEE Journal, vol.35, issue.2, pp.240-247, 2000.