M. Agoyan, J. M. Dutertre, D. Naccache, B. Robisson, and A. Tria, When clocks fail: On critical paths and clock faults. Smart Card Research and Advanced Application, pp.182-193, 2010.
URL : https://hal.archives-ouvertes.fr/emse-00505344

J. Balasch, B. Gierlichs, and I. Verbauwhede, An In-depth and Black-box Characterization of the Effects of Clock Glitches on 8-bit MCUs, 2011 Workshop on Fault Diagnosis and Tolerance in Cryptography, pp.105-114, 2011.
DOI : 10.1109/FDTC.2011.9

H. Barel, H. Choukri, D. Naccache, M. Tunstall, and C. Whelan, The sorcerer's apprentice guide to fault attacks, In Special Issue on Cryptography and Security, pp.370-382, 2006.

A. Barenghi, L. Breveglieri, I. Koren, and D. Naccache, Fault Injection Attacks on Cryptographic Devices: Theory, Practice, and Countermeasures, Proceedings of the IEEE, pp.3056-3076, 2012.
DOI : 10.1109/JPROC.2012.2188769

URL : https://hal.archives-ouvertes.fr/hal-01110932

A. Barenghi, G. Bertoni, L. Breveglieri, M. Pellicioli, and G. Pelosi, Low voltage fault attacks to AES, 2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), pp.7-12, 2010.
DOI : 10.1109/HST.2010.5513121

E. Biham and A. Shamir, Differential fault analysis of secret key cryptosystems, Advances in Cryptology -CRYPTO '97, pp.513-525, 1997.
DOI : 10.1007/BFb0052259

D. Boneh, R. A. Demillo, and R. J. Lipton, On the Importance of Checking Cryptographic Protocols for Faults, Advances in Cryptology - EUROCRYPT '97, pp.37-51, 1997.
DOI : 10.1007/3-540-69053-0_4

H. Choukri and M. Tunstall, Round reduction using faults. Fault Diagnosis an Tolerance in Cryptography ? FDTC, pp.13-24, 2005.

A. Djellid-ouar, G. Cathebras, and F. Bancel, Supply voltage glitches effects on CMOS circuits, International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006., pp.257-261, 2006.
DOI : 10.1109/DTIS.2006.1708651

URL : https://hal.archives-ouvertes.fr/lirmm-00109069

J. Dutertre, A. Mirbaha, D. Naccache, A. Ribotta, A. Tria et al., Fault Round Modification Analysis of the advanced encryption standard, 2012 IEEE International Symposium on Hardware-Oriented Security and Trust, 2012.
DOI : 10.1109/HST.2012.6224334

URL : https://hal.archives-ouvertes.fr/emse-00742567

S. Endo, T. Sugawara, N. Homma, T. Aoki, and A. Satoh, An on-chip glitchy-clock generator for testing fault injection attacks, Journal of Cryptographic Engineering, vol.59, issue.6, pp.265-270, 2011.
DOI : 10.1007/s13389-011-0022-y

T. Fukunaga and J. Takahashi, Practical Fault Attack on a Cryptographic LSI with ISO/IEC 18033-3 Block Ciphers, 2009 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC), pp.84-92, 2009.
DOI : 10.1109/FDTC.2009.34

J. U. Horstmann, H. W. Eichel, and R. L. Coates, Metastability behavior of cmos asic flip-flops in theory and test. Solid-State Circuits, IEEE Journal, vol.24, issue.1, pp.146-157, 1989.

Y. Li, K. Ohta, and K. Sakiyama, New Fault-Based Side-Channel Attack Using Fault Sensitivity, IEEE Transactions on Information Forensics and Security, vol.7, issue.1, pp.88-97, 2012.
DOI : 10.1109/TIFS.2011.2169666

N. Selmane, S. Bhasin, S. Guilley, and J. L. Danger, Security evaluation of application-specific integrated circuits and field programmable gate arrays against setup time violation attacks, IET Information Security, vol.5, issue.4, pp.181-190, 2011.
DOI : 10.1049/iet-ifs.2010.0238

P. Tummeltshammer and A. Steininger, On the role of the power supply as an entry for common cause faults, 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, pp.152-157, 2009.

S. Asier-goikoetxea-yanci, T. Pickles, and . Arslan, Characterization of a voltage glitch attack detector for secure devices, Symposium on Bio-inspired Learning and Intelligent Systems for Security, pp.91-96, 2009.