Fault Model Analysis of Laser-Induced Faults in SRAM Memory Cells - Mines Saint-Étienne Accéder directement au contenu
Communication Dans Un Congrès Année : 2013

Fault Model Analysis of Laser-Induced Faults in SRAM Memory Cells

Résumé

The use of a laser to inject faults into SRAM memory cells is well known. However, the corresponding fault model is often unknown or misunderstood: the induced faults may be described as bit-flip or bit-set/reset faults. We have investigated in this paper whether the bit-set/reset fault model or bit-flip fault model may be encountered in SRAMs. First, the fault model of a standalone SRAM was considered. Experiments revealed that the relevant fault model was the bit-set/reset. This result was further investigated through electrical simulations based on the use of an electrical model of MOS transistors under laser illumination. Then, fault injections have been performed on the RAM memory of a micro-controller to check the validity of the previous results based on experiments and simulations.
Fichier principal
Vignette du fichier
HAL_FDTC2013_Fault Model Analysis of Laser-Induced Faults in SRAM Memory Cells.pdf (3.26 Mo) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

emse-01109133 , version 1 (24-01-2015)

Identifiants

Citer

Cyril Roscian, Alexandre Sarafianos, Jean-Max Dutertre, Assia Tria. Fault Model Analysis of Laser-Induced Faults in SRAM Memory Cells. Fault Diagnosis and Tolerance in Cryptography (FDTC), 2013 Workshop on, Aug 2013, Santa-Barbara, United States. ⟨10.1109/FDTC.2013.17⟩. ⟨emse-01109133⟩
166 Consultations
676 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More