Fault Model Analysis of Laser-Induced Faults in SRAM Memory Cells

Abstract : The use of a laser to inject faults into SRAM memory cells is well known. However, the corresponding fault model is often unknown or misunderstood: the induced faults may be described as bit-flip or bit-set/reset faults. We have investigated in this paper whether the bit-set/reset fault model or bit-flip fault model may be encountered in SRAMs. First, the fault model of a standalone SRAM was considered. Experiments revealed that the relevant fault model was the bit-set/reset. This result was further investigated through electrical simulations based on the use of an electrical model of MOS transistors under laser illumination. Then, fault injections have been performed on the RAM memory of a micro-controller to check the validity of the previous results based on experiments and simulations.
Complete list of metadatas

Cited literature [16 references]  Display  Hide  Download

https://hal-emse.ccsd.cnrs.fr/emse-01109133
Contributor : Jean-Max Dutertre <>
Submitted on : Saturday, January 24, 2015 - 6:01:42 PM
Last modification on : Thursday, February 7, 2019 - 4:00:58 PM
Long-term archiving on : Saturday, April 25, 2015 - 10:11:47 AM

File

HAL_FDTC2013_Fault Model Analy...
Files produced by the author(s)

Identifiers

Collections

Citation

Cyril Roscian, Alexandre Sarafianos, Jean-Max Dutertre, Assia Tria. Fault Model Analysis of Laser-Induced Faults in SRAM Memory Cells. Fault Diagnosis and Tolerance in Cryptography (FDTC), 2013 Workshop on, Aug 2013, Santa-Barbara, United States. ⟨10.1109/FDTC.2013.17⟩. ⟨emse-01109133⟩

Share

Metrics

Record views

155

Files downloads

548