Differential Analysis of Round-Reduced AES Faulty Ciphertexts

Amir-Pasha Mirbaha 1 Jean-Max Dutertre 1 Assia Tria 2
1 SAS-ENSMSE - Département Systèmes et Architectures Sécurisés
2 Laboratoire Systèmes et Architectures Sécurisés (LSAS)
SAS-ENSMSE - Département Systèmes et Architectures Sécurisés, CEA Tech Grenoble
Abstract : This paper describes new Round Reduction analysis attacks on an Advanced Encryption Standard (AES) implemen- tation by laser fault injection. The previous round reduction attacks require both of spatial and temporal accuracies in order to execute only one, two or nine rounds. We present new attacks by more flexible fault injection conditions. Our experiments are carried out on an 8-bit microcontroller which embeds a software AES with pre-calculated round keys. Faults are injected either into the round counter itself or into the reference of its total round number. The attacks may result to the use of a faulty round key at the last one or two executed rounds. The cryptanalysis of the obtained round-reduced faulty ciphertexts resorts to the differentiation techniques used by Differential Fault Analysis.
Keywords : AES algorithm Differential Fault Attack Round modification Attack
Type de document :
Communication dans un congrès
Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), 2013 IEEE International Symposium on, Oct 2013, New York, United States. 〈10.1109/DFT.2013.6653607〉
Liste complète des métadonnées

Littérature citée [14 références]  Voir  Masquer  Télécharger
https://hal-emse.ccsd.cnrs.fr/emse-01109144
Contributeur : Jean-Max Dutertre <>
Soumis le : samedi 24 janvier 2015 - 19:14:29
Dernière modification le : jeudi 9 août 2018 - 12:04:04
Document(s) archivé(s) le : samedi 25 avril 2015 - 10:12:26

Fichier

HAL_DFT2013_Differential Analy...
Fichiers produits par l'(les) auteur(s)

Identifiants

Collections

EMSE | CEA | SAS-ENSMSE | DRT

Citation

Amir-Pasha Mirbaha, Jean-Max Dutertre, Assia Tria. Differential Analysis of Round-Reduced AES Faulty Ciphertexts. Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), 2013 IEEE International Symposium on, Oct 2013, New York, United States. 〈10.1109/DFT.2013.6653607〉. 〈emse-01109144〉

Exporter

BibTeX TEI DC DCterms EndNote

Partager

Métriques

Consultations de la notice

116

Téléchargements de fichiers

167

Contact

support.ccsd.cnrs.fr
hal.support@ccsd.cnrs.fr
Logo CCSD