

INSPIRING INNOVATION | INNOVANTE PAR TRADITION



# Cosade 2013

### From physical stresses to timing constraints violation

ZUSSA Loïc, DUTERTRE Jean-Max, CLEDIERE Jessy, TRIA Assia

MINISTÈRE DE L'ÉCONOMIE De l'Industrie et de l'emploi



Research subject

 Caracterization and analysis of common fault injection mechanism

Today's subject

 Power glitches fault injection mechanism Analysis and practice



### Agenda

- Timing constraints of synchronous digital IC
- Static stresses (global effect)
- Transient stresses
- Conclusion



### **Timing constraints**



www.emse.fr

INSPIRING INNOVATION | INNOVANTE PAR TRADITION



data arrival time =  $D_{clk \rightarrow Q} + D_{pMax}$ data required time =  $T_{clk} + T_{skew} - \delta_{su}$ 

 $\implies \textbf{T}_{clk} > \textbf{D}_{clk \rightarrow \textbf{Q}} + \textbf{D}_{pMax} - \textbf{T}_{skew} + \delta_{su}$ 

# Timing constraints violation

www.emse.fr

INSPIRING INNOVATION | INNOVANTE PAR TRADITION



# How to inject faults through timing constraints violation?

• Overclocking: (Frequency increase, i.e. period decrease)

$$T_{clk} < D_{clk \rightarrow Q} + D_{pMax} - T_{skew} + \delta_{su}$$

Underpowering or overheating: (Propagation time increase)

$$T_{clk} < D_{clk \rightarrow Q} + D_{pMax} - T_{skew} + \delta_{su}$$





INSPIRING INNOVATION | INNOVANTE PAR TRADITION

### Target

- Platform: FPGA Spartan 3A
- Algorithm: AES 128 bit none-secure implementation
- Frequency: 100 MHz
- Power supply: 1.2V



### Previous research work

www.emse.fr

INSPIRING INNOVATION | INNOVANTE PAR TRADITION

### **Common fault injection means**

- Clock stress (overclocking)
- Power stress (underpowering)
- Overheating

### **Experimental proof**

- 10,000 input dataset
- Critical path faulted

A common mechanism !

 $\Rightarrow$  Timing constraints violations.





INSPIRING INNOVATION | INNOVANTE PAR TRADITION

#### Issues

• Low timing resolution





INSPIRING INNOVATION | INNOVANTE PAR TRADITION

### **Transient perturbations**

- Clock glitch
- Power supply glitch

#### Questions

- Injection mechanism? Timing violation?
- Achievable resolution?



www.emse.fr

INSPIRING INNOVATION | INNOVANTE PAR TRADITION

**Clock glitch** 

- 35ps resolution
- Global effect



- Timing constraints violation (obvious)
- A tool for critical time measurement
- Used to build a template/reference library

To be compared,



www.emse.fr

INSPIRING INNOVATION | INNOVANTE PAR TRADITION

#### Power glitch: Ideal





www.emse.fr

INSPIRING INNOVATION | INNOVANTE PAR TRADITION

#### Power glitch: Input capacitance







INSPIRING INNOVATION | INNOVANTE PAR TRADITION

#### Power glitch: impedance adaptation







INSPIRING INNOVATION | INNOVANTE PAR TRADITION

#### Power glitch: Input capacitance





www.emse.fr

INSPIRING INNOVATION | INNOVANTE PAR TRADITION







INSPIRING INNOVATION | INNOVANTE PAR TRADITION

#### Power glitch: impedance adaptation





INSPIRING INNOVATION | INNOVANTE PAR TRADITION

### Power glitch

- Target a specific round but also affect the neighboring rounds,
- Global offset must be added.







INSPIRING INNOVATION | INNOVANTE PAR TRADITION

### Power glitch

- Analysis of injected faults: 70% identical to clock glitch injection 20% neighboring rounds 10% the second most critical path of the round
- <u>Conclusion</u>: Clock and power glitch induced faults are due to timing constraints violation
- >90% single-bit fault

A spatial effect component? Linked to voltage transient propagation through the power supply grid





INSPIRING INNOVATION INNOVANTE PAR TRADITION



### Static perturbations



www.emse.fr

INSPIRING INNOVATION | INNOVANTE PAR TRADITION

### Underpowering

• Voltage decrement => critical path increase







INSPIRING INNOVATION | INNOVANTE PAR TRADITION

### Power glitch



=> Timing violation



Injection mechanism?





- Overclocking, underpowering, overheating generate exactly the sames faults => same mechanism,
- Static stresses give accurate results BUT random temporal localization,
- Transient stresses give a better temporal localization BUT inducing spactial effect,
- Indepth investigation are going to explain these spatial effects.





INSPIRING INNOVATION | INNOVANTE PAR TRADITION

#### Overclocking

• Fault occurrence rate vs applied stress



### Static perturbations



www.emse.fr

INSPIRING INNOVATION | INNOVANTE PAR TRADITION

### Overheating

• Temperature increase => critical path increase







INSPIRING INNOVATION | INNOVANTE PAR TRADITION







INSPIRING INNOVATION | INNOVANTE PAR TRADITION



⇒ metastability (non-deterministic)





INSPIRING INNOVATION | INNOVANTE PAR TRADITION



# Underpowering/Overheating



www.emse.fr

INSPIRING INNOVATION | INNOVANTE PAR TRADITION



# Underpowering/Overheating



www.emse.fr

INSPIRING INNOVATION | INNOVANTE PAR TRADITION



⇒ metastability (non-deterministic)

# Underpowering/Overheating



www.emse.fr

INSPIRING INNOVATION | INNOVANTE PAR TRADITION







INSPIRING INNOVATION | INNOVANTE PAR TRADITION

### EM pulse









### Context

- Many of our daily used electronic devices embed cryptographic features,
- Often targeted by malicious attackers,
- Indepth understanding of attack means is needed to protect properly these devices.





INSPIRING INNOVATION | INNOVANTE PAR TRADITION

- Josep Balasch, Benedikt Gierlichs, and Ingrid Verbauwhede. An indepth and black-box characterization of the effects of clock glitches on 8-bit mcus. 2011.
- H. BarEl, H. Choukri, D. Naccache, M. Tunstall, and C. Whelan. The sorcerer's apprentice guide to fault attacks. 2006.
- Alessandro Barenghi, Guido Bertoni, Luca Breveglieri, Mauro Pellicioli, and Gerardo Pelosi. Low voltage fault attacks to aes. 2010.
- E. Biham and A. Shamir. Differential fault analysis of secret key cryptosystems. 1997.
- D. Boneh, R.A. DeMillo, and R.J. Lipton. On the importance of checking cryptographic protocols for faults. 1997.
- Eric Brier, Christophe Clavier, and Francis Olivier. Correlation power analysis with a leakage model. 2004.
- D. Ha, K. Woo, S. Meninger, T. Xanthopoulos, E. Crain, and D. Ham. Time-domain cmos temperature sensors with dual delay-locked loops for microprocessor thermal monitoring. 2011.
- J.U. Horstmann, H.W. Eichel, and R.L. Coates. Metastability behavior of cmos asic flip-flops in theory and test. 1989.
- Paul C. Kocher, Joshua Jaffe, and Benjamin Jun. Differential power analysis. 1999.
- Oliver K<sup>°</sup>ommerling and Markus G. Kuhn. Design principles for tamperresistant smartcard processors. 1999.
- Yang Li, Kazuo Ohta, and Kazuo Sakiyama. New fault-based sidechannel attack using fault sensitivity. 2012.
- N. Selmane, S. Bhasin, S. Guilley, and J.L. Danger. Security evaluation of asics and field programmable gate arrays against setup time violation attacks. 2011.
- Sung-Ming Yen and Marc Joye. Checking before output may not be enough against fault-based cryptanalysis. 2000.

# Timing constraints violation

www.emse.fr

INSPIRING INNOVATION | INNOVANTE PAR TRADITION

#### **Inverter**:



• Power Supply.

$$V_{DD} \cong t_{pLH}$$

• Mobility : *temperature dependent*.

$$t_{pLH} = \frac{C_L \left[ \underbrace{\frac{2|V_{th,p}|}{V_{DD} - |V_{th,p}|} + \ln\left(3 - 4\frac{|V_{th,p}|}{V_{DD}}\right) \right]}{\mu_p C_{ox} \frac{W_p}{L_p} (V_{DD} - |V_{th,p}|)}$$