J. Balasch, B. Gierlichs, and I. Verbauwhede, An indepth and black-box characterization of the effects of clock glitches on 8-bit mcus, 2011.

@. H. Barel, H. Choukri, D. Naccache, M. Tunstall, and C. Whelan, The sorcerer's apprentice guide to fault attacks, 2006.

G. @bullet-alessandro-barenghi, L. Bertoni, M. Breveglieri, G. Pellicioli, and . Pelosi, Low voltage fault attacks to aes, 2010.

@. E. Biham and A. Shamir, Differential fault analysis of secret key cryptosystems, 1997.
DOI : 10.1007/BFb0052259

@. D. Boneh, R. A. Demillo, and R. J. Lipton, On the Importance of Checking Cryptographic Protocols for Faults, 1997.
DOI : 10.1007/3-540-69053-0_4

C. @bullet-eric-brier, F. Clavier, @. D. Olivier, K. Ha, S. Woo et al., Correlation power analysis with a leakage model Time-domain cmos temperature sensors with dual delay-locked loops for microprocessor thermal monitoring, 2004.

@. J. Horstmann, H. W. Eichel, and R. L. Coates, Metastability behavior of CMOS ASIC flip-flops in theory and test, IEEE Journal of Solid-State Circuits, vol.24, issue.1, 1989.
DOI : 10.1109/4.16314

@. Paul, C. Kocher, J. Jaffe, and B. , Differential power analysis, 1999.

@. Oliver, K. , M. G. Kuhn, Y. Li, K. Ohta et al., Design principles for tamperresistant smartcard processors New fault-based sidechannel attack using fault sensitivity Security evaluation of asics and field programmable gate arrays against setup time violation attacks, ? Sung-Ming Yen and Marc Joye. Checking before output may not be enough against fault-based cryptanalysis, 1999.