

TRUDEVICE - WG Meetings

Trustworthy Manufacturing and Utilization of Secure Devices

Laser-Induced Faults in SRAM Memory Cells: Experimental Results and Simulation-based Analysis

<u>J.-M. Dutertre</u>¹, C. Roscian¹, A. Sarafianos², M. Lacruche¹ December 13th 2013 – Freiburg – Germany

1: Département SAS - Centre Microélectronique de Provence - 880, route de Mimet, 13541 Gardanne 2: STMicroelectronics, Avenue Célestin Coq 13790 Rousset, France





I. Introduction

Laser fault injection – mechanism

SRAM fault injection sensitivity

II. Fault model

Description & Assumptions

III. Experimental results

Standalone SRAM / µCTRL RAM

- IV. Model-based simulation of laser-induced faults
- V. Conclusion and perspectives

The inverter case

Sensitive area: reverse biased PN junction (drain of the off transistor) laser => photocurrent => voltage transient (SET)





The inverter case

Sensitive area: reverse biased PN junction (drain of the off transistor) laser => photocurrent => voltage transient (SET)





The inverter case

Sensitive area: reverse biased PN junction (drain of the off transistor) laser => photocurrent => voltage transient (SET)



















Fault model

Bit-flip

$$\forall b \xrightarrow{4} b' = \overline{b}$$

Usually assumed

Bit-set / Bit-reset

Bit-set
$$| if b = 0 \xrightarrow{4} b' = 1$$

 $| if b = 1 \xrightarrow{4} b' = 1$
Bit-reset $| if b = 0 \xrightarrow{4} b' = 0$
 $| if b = 1 \xrightarrow{4} b' = 0$

- \Rightarrow Permits Safe error attacks (e.g. on the key registers)
- \Rightarrow Provides additional information on the handled data





III. Experimental results

Experimental setup

- Frontside injection
- Wavelength: 1064nm (IR)
- Spot size: 1µm
- Pulse width:
- Power:
- Scan steps:
- 1μm, 5μm 50ns, 30ps 0.26W, 0.42W
- 0.2µm



- SRAM 5T
- CMOS 0.25µm (test chip)

□ Fault injection sensitivity map SRAM 5T 0.25µm Ø1µm

 no overlap between bit-set and bit-reset areas

 \Rightarrow no bit-flips!



□ Fault injection sensitivity map µCTRL RAM

- 8-bit µCTRL
- CMOS 0.35µm
- target: RAM memory
- 6T SRAM cells





□ Fault injection sensitivity map µCTRL RAM

- Laser: \oslash 1µm / 0.29W / 50ns



 \Rightarrow fault model: bit-set/reset (no overlap)

III. Experimental results

□ Fault injection sensitivity map µCTRL RAM

- Laser: \varnothing 5µm / 0.29W / 50ns



 \Rightarrow fault model: bit-set/reset (no overlap)

□ Fault sensitivity map (cont.)

- Picoseconds range laser source pulse duration: 30ps
 - energy: 26nJ





⇒ fault model: bit-set/reset

Electrical modeling of photocurrents induced in PN junctions



Sarafianos et al., *Electrical modeling of the photoelectric effect induced by a pulsed laser applied to an SRAM cell*, Microelectronic Reliability 14 / 18



Sarafianos et al., *Electrical modeling of the photoelectric effect induced by a pulsed laser* applied to an SRAM cell, Microelectronic Reliability 14 / 18

Simulation-based SEU sensitivity map of an SRAM

- \Rightarrow bit-set/reset fault model confirmed
- \Rightarrow qualitative results (model developed for 90nm)

□ Simulation-based SEU sensitivity map of an SRAM

Voltages and currents analysis explain the absence of bit-flips

□ SRAM fault model laser injection

The relevant fault model is bit-set/reset \emptyset 1-5µm / 30ps-50ns On exp. and simulation basis Only a few bit-flips (<1%) on µCTRL

Perspectives

- More exp. tests (technologies, laser parameters)
- Extend laser effect modelization to picoseconds range
- Study of registers' fault model similar or not?
- Consequences on DFA schemes

Thank you for your attention

Laser benches open for academics on cooperation basis Bring and test your own device dutertre@emse.fr