

Laser-Induced Faults in SRAM Memory Cells: Experimental Results and Simulation-based Analysis

J.-M. Dutertre¹, C. Roscian¹, A. Sarafianos², M. Lacruche¹

December 13th 2013 – Freiburg – Germany

1: Département SAS - Centre Microélectronique de Provence - 880, route de Mimet, 13541 Gardanne

2: STMicroelectronics, Avenue Célestin Coq 13790 Rousset, France

I. Introduction

Laser fault injection – mechanism

SRAM fault injection sensitivity

II. Fault model

Description & Assumptions

III. Experimental results

Standalone SRAM / μ CTRL RAM

IV. Model-based simulation of laser-induced faults

V. Conclusion and perspectives

□ Laser-induced fault injection – mechanism

- The inverter case

Sensitive area: reverse biased PN junction (drain of the off transistor)

laser => photocurrent => voltage transient (SET)





● sensitive area (data dependent)

❑ Laser-induced fault injection – mechanism

- The inverter case

Sensitive area: reverse biased PN junction (drain of the off transistor)

laser => photocurrent => voltage transient (SET)




 sensitive area (data dependent)

□ Laser-induced fault injection – mechanism

■ The inverter case

Sensitive area: reverse biased PN junction (drain of the off transistor)


laser => photocurrent => voltage transient (SET)



● sensitive area (data dependent)

❑ Laser-induced fault injection – mechanism (cont.)


- Single Event Upset in a SRAM cell (5T 1R1W CSRAM)



● sensitive area (data dependent)

❑ Laser-induced fault injection – mechanism (cont.)


- Single Event Upset in a SRAM cell (5T 1R1W CSRAM)



● sensitive area (data dependent)

❑ Laser-induced fault injection – mechanism (cont.)


- Single Event Upset in a SRAM cell (5T 1R1W CSRAM)



● sensitive area (data dependent)

❑ Laser-induced fault injection – mechanism (cont.)

- Single Event Upset in a SRAM cell (5T 1R1W CSRAM)



● sensitive area (data dependent)

□ Fault model

- Bit-flip

$$\forall b \xrightarrow{\text{⚡}} b' = \bar{b} \quad \text{Usually assumed}$$

- Bit-set / Bit-reset

Bit-set		if $b = 0 \xrightarrow{\text{⚡}} b' = 1$	} data dependent
		if $b = 1 \xrightarrow{\text{⚡}} b' = 1$	
Bit-reset		if $b = 0 \xrightarrow{\text{⚡}} b' = 0$	
		if $b = 1 \xrightarrow{\text{⚡}} b' = 0$	

⇒ Permits Safe error attacks (e.g. on the key registers)

⇒ Provides additional information on the handled data

II. Fault model

SRAM fault model


CMOS 0.25 μm – layout analysis

SEU sensitive areas:


- data dependent



Laser spot size:




⇒ Consistent with bit-set/reset



□ SRAM fault model


CMOS 0.25 μ m – layout analysis

Laser spot size:



⇒ Consistent with bit-flip

bit-flip areas





⇒ Combination of the two fault models?

- state 1
- state 0

III. Experimental results

□ Experimental setup

- Frontside injection
- Wavelength: 1064nm (IR)
- Spot size: 1 μ m, 5 μ m
- Pulse width: 50ns, 30ps
- Power: 0.26W, 0.42W
- Scan steps: 0.2 μ m





- SRAM 5T
- CMOS 0.25 μ m (test chip)

III. Experimental results

□ Fault injection sensitivity map SRAM 5T 0.25 μm \varnothing 1 μm

▪ no overlap between bit-set and bit-reset areas



⇒ no bit-flips!



III. Experimental results

□ Fault injection sensitivity map μ CTRL RAM


- 8-bit μ CTRL
- CMOS 0.35 μ m
- target: RAM memory
- 6T SRAM cells



III. Experimental results

□ Fault injection sensitivity map μ CTRL RAM

- Laser: \varnothing 1 μ m / 0.29W / 50ns




⇒ fault model: bit-set/reset (no overlap)

III. Experimental results

□ Fault injection sensitivity map μ CTRL RAM

- Laser: \varnothing 5 μ m / 0.29W / 50ns





⇒ fault model: bit-set/reset (no overlap)

III. Experimental results

□ Fault sensitivity map (cont.)


- Picoseconds range laser source
 - pulse duration: 30ps
 - energy: 26nJ



⇒ fault model: bit-set/reset


IV. Model-based simulation of laser-induced faults

□ Electrical modeling of photocurrents induced in PN junctions





IV. Model-based simulation of laser-induced faults

□ Electrical modeling of photocurrents induced in PN junctions



IV. Model-based simulation of laser-induced faults

□ Simulation-based SEU sensitivity map of an SRAM




⇒ bit-set/reset fault model confirmed

⇒ qualitative results (model developed for 90nm)

IV. Model-based simulation of laser-induced faults

- Simulation-based SEU sensitivity map of an SRAM
 - Voltages and currents analysis explain the absence of bit-flips



❑ SRAM fault model laser injection

The relevant fault model is bit-set/reset \varnothing 1-5 μ m / 30ps-50ns

On exp. and simulation basis

Only a few bit-flips (<1%) on μ CTRL

❑ Perspectives

- More exp. tests (technologies, laser parameters)
- Extend laser effect modelization to picoseconds range
- Study of registers' fault model similar or not?
- Consequences on DFA schemes

Thank you for your attention

Laser benches open for academics on cooperation basis

Bring and test your own device

dutertre@emse.fr