G. Agosta, A. Barenghi, G. Pelosi, and M. Scandale, The MEET Approach: Securing Cryptographic Embedded Software Against Side Channel Attacks, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.34, issue.8, pp.1320-1333, 2015.
DOI : 10.1109/TCAD.2015.2430320

G. Agosta, A. Barenghi, and G. Pelosi, A code morphing methodology to automate power analysis countermeasures, Proceedings of the 49th Annual Design Automation Conference on, DAC '12, pp.77-82, 2012.
DOI : 10.1145/2228360.2228376

A. Amarilli, S. Müller, D. Naccache, D. Page, P. Rauzy et al., Can Code Polymorphism Limit Information Leakage?, pp.1-21, 2011.
DOI : 10.1007/978-3-642-21040-2_1

URL : https://hal.archives-ouvertes.fr/hal-01110259

J. Ambrose, R. Ragel, and S. Parameswaran, RIJID, Proceedings of the 44th annual conference on Design automation, DAC '07, pp.489-492, 2007.
DOI : 10.1145/1278480.1278606

C. Aracil and D. Couroussé, Software acceleration of floating-point multiplication using runtime code generation, pp.18-23, 2013.

A. G. Bayrak, N. Velickovic, P. Ienne, and W. Burleson, An architecture-independent instruction shuffler to protect against side-channel attacks, ACM Transactions on Architecture and Code Optimization, vol.8, issue.4, pp.1-19, 2012.
DOI : 10.1145/2086696.2086699

F. Boulet, M. Barthe, and T. H. Le, Protection of applets against hidden-channel analysis, p.85482, 2012.

H. P. Charles, D. Couroussé, V. Lomller, F. Endo, and R. Gauguey, deGoal a Tool to Embed Dynamic Code Generators into Applications, Compiler Construction, pp.107-112, 2014.
DOI : 10.1007/978-3-642-54807-9_6

URL : https://hal.archives-ouvertes.fr/hal-01068248

J. S. Coron and I. Kizhvatov, Analysis and improvement of the random delay countermeasure of ches, pp.95-109, 2009.

S. Crane, A. Homescu, S. Brunthaler, P. Larsen, and M. Franz, Thwarting Cache Side-Channel Attacks Through Dynamic Software Diversity, Proceedings 2015 Network and Distributed System Security Symposium, 2015.
DOI : 10.14722/ndss.2015.23264

F. Durvaux, M. Renauld, F. X. Standaert, L. Van-oldeneel-tot-oldenzeel, and N. Veyrat-charvillon, Efficient Removal of Random Delays from Embedded Software Implementations Using Hidden Markov Models, pp.123-140, 2013.
DOI : 10.1007/978-3-642-37288-9_9

T. Kotzmann, C. Wimmer, H. Mössenböck, T. Rodriguez, K. Russell et al., Design of the Java Hotspot client compiler for Java 6, pp.1-732, 2008.

S. Mangard, E. Oswald, and T. Popp, Power analysis attacks: Revealing the secrets of smart cards, 2007.

D. May, H. Muller, and N. Smart, Random Register Renaming to Foil DPA, pp.28-38, 2001.
DOI : 10.1007/3-540-44709-1_4

D. May, H. L. Muller, and N. P. Smart, Non-deterministic Processors, ACISP'01, pp.115-129, 2001.
DOI : 10.1007/3-540-47719-5_11

D. A. Patterson and J. L. Hennessy, Computer Organization and Design: The Hardware/Software Interface, 2011.

M. Poletto and V. Sarkar, Linear scan register allocation, ACM Transactions on Programming Languages and Systems, vol.21, issue.5, pp.895-913, 1999.
DOI : 10.1145/330249.330250

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=

D. Strobel and C. Paar, An Efficient Method for Eliminating Random Delays in Power Traces of Embedded Software, In: ICISC, vol.7259, pp.48-60, 2012.
DOI : 10.1007/978-3-642-31912-9_4