Thermal Effects of Silicon Thickness in 3-D ICs: Measurements and Simulations

Papa Momar Souare 1, 2, 3, 4, 5 Vincent Fiori 1 Alexis Farcy 1 François de Crécy 2 H Ben Jamaa 2 András Borbély 3, 4, 5 Coudrain P. 1 J.P Colonna 2 Sébastien Gallois-Garreignot 1 Bastien Giraud 2 Séverine Chéramy 2 Clément Tavernier 1 Jean Michailos 1
1 ST-CROLLES - STMicroelectronics [Crolles]
2 CEA-LETI - Laboratoire d'Electronique et des Technologies de l'Information
3 SMS-ENSMSE - Centre Science des Matériaux et des Structures
4 LGF-ENSMSE - Laboratoire Georges Friedel
5 PMM-ENSMSE- Département Physique et Mécanique des Matériaux
Abstract : This paper presents the impact of silicon thickness on the temperature and the thermal resistance in a 3-D stack integrated circuits. This paper uses electrical measurements thanks to embedded in situ sensors and numerical design of experiments (DOEs). The primary objective is to provide the sensitivity of modeling factors by analyzing the variance on the basis of Sobol indices through DOE. The results show a strong influence of the silicon thickness and of the position of the hot spots with respect to the sensors on the maximum temperature and the thermal resistance of the total stack. The boundary conditions, in particular the heat-transfer coefficient of the bottom surface of the wafer, are also identified as significant factors. Therefore, simulation results and measurement approaches are compared. The measurements are carried out with embedded in situ sensors in the bottom die at wafer level. The results show a significant increase in temperature while decreasing the silicon thickness.
Keywords : 3-D integrated circuits (ICs) FEM simalution self heating sensor thermal thermoelectric measurement through-silicon vias (TSV)
Document type :
Journal articles
Complete list of metadatas
https://hal-emse.ccsd.cnrs.fr/emse-01498657
Contributor : Géraldine Fournier-Moulin <>
Submitted on : Thursday, March 30, 2017 - 2:06:47 PM
Last modification on : Monday, February 25, 2019 - 4:34:20 PM

Identifiers

Collections

EMSE | INSTITUT-TELECOM | CEA | DRT | LETI | CEA-GRE

Citation

Papa Momar Souare, Vincent Fiori, Alexis Farcy, François de Crécy, H Ben Jamaa, et al.. Thermal Effects of Silicon Thickness in 3-D ICs: Measurements and Simulations . IEEE Transactions on Components, Packaging and Manufacturing Technology. Part A, Manufacturing Technology, Institute of Electrical and Electronics Engineers (IEEE), 2014, 4 (Issue : 8), pp. 1284-1292 ⟨10.1109/TCPMT.2014.2327654 ⟩. ⟨emse-01498657⟩

Export

BibTeX TEI DC DCterms EndNote

Share

Metrics

Record views

61

Contact

support.ccsd.cnrs.fr
hal.support@ccsd.cnrs.fr
Logo CCSD