Thermal Effects of Silicon Thickness in 3-D ICs: Measurements and Simulations

Abstract : This paper presents the impact of silicon thickness on the temperature and the thermal resistance in a 3-D stack integrated circuits. This paper uses electrical measurements thanks to embedded in situ sensors and numerical design of experiments (DOEs). The primary objective is to provide the sensitivity of modeling factors by analyzing the variance on the basis of Sobol indices through DOE. The results show a strong influence of the silicon thickness and of the position of the hot spots with respect to the sensors on the maximum temperature and the thermal resistance of the total stack. The boundary conditions, in particular the heat-transfer coefficient of the bottom surface of the wafer, are also identified as significant factors. Therefore, simulation results and measurement approaches are compared. The measurements are carried out with embedded in situ sensors in the bottom die at wafer level. The results show a significant increase in temperature while decreasing the silicon thickness.
Document type :
Journal articles
Complete list of metadatas
Contributor : Géraldine Fournier-Moulin <>
Submitted on : Thursday, March 30, 2017 - 2:06:47 PM
Last modification on : Monday, February 25, 2019 - 4:34:20 PM




Papa Momar Souare, Vincent Fiori, Alexis Farcy, François de Crécy, H Ben Jamaa, et al.. Thermal Effects of Silicon Thickness in 3-D ICs: Measurements and Simulations . IEEE Transactions on Components, Packaging and Manufacturing Technology. Part A, Manufacturing Technology, Institute of Electrical and Electronics Engineers (IEEE), 2014, 4 (Issue : 8), pp. 1284-1292 ⟨10.1109/TCPMT.2014.2327654 ⟩. ⟨emse-01498657⟩



Record views