When Clocks Fail: On Critical Paths and Clock Faults - Mines Saint-Étienne Access content directly
Conference Papers Year : 2010

When Clocks Fail: On Critical Paths and Clock Faults


Whilst clock fault attacks are known to be a serious security threat, an in-depth explanation of such faults still seems to be put in order. This work provides a theoretical analysis, backed by practical experiments, explaining when and how clock faults occur. Understanding and modeling the chain of events following a transient clock alteration allows to accurately predict faulty circuit behavior. A prediction fully confirmed by injecting variable-duration faults at predetermined clock cycles. We illustrate the process by successfully attacking an fpga aes implementation using a dll-based fpga platform (one-bit fault attack).
Fichier principal
Vignette du fichier
HAL_CARDIS2010_When_Clocks_Fail_On_Critical_Paths_And_Clock_Faults.pdf (576.02 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

emse-00474337 , version 1 (19-03-2015)



Michel Agoyan, Jean-Max Dutertre, David Naccache, Bruno Robisson, Assia Tria. When Clocks Fail: On Critical Paths and Clock Faults. 9th IFIP WG 8.1/11.2 International conference, CARDIS 2010, Apr 2010, Passau, Germany. pp.182-193, ⟨10.1007/978-3-642-12510-2_13⟩. ⟨emse-00474337⟩
252 View
385 Download



Gmail Facebook X LinkedIn More