Skip to Main content Skip to Navigation
Conference papers

When Clocks Fail: On Critical Paths and Clock Faults

Abstract : Whilst clock fault attacks are known to be a serious security threat, an in-depth explanation of such faults still seems to be put in order. This work provides a theoretical analysis, backed by practical experiments, explaining when and how clock faults occur. Understanding and modeling the chain of events following a transient clock alteration allows to accurately predict faulty circuit behavior. A prediction fully confirmed by injecting variable-duration faults at predetermined clock cycles. We illustrate the process by successfully attacking an fpga aes implementation using a dll-based fpga platform (one-bit fault attack).
Complete list of metadatas

Cited literature [16 references]  Display  Hide  Download

https://hal-emse.ccsd.cnrs.fr/emse-00474337
Contributor : Jean-Max Dutertre <>
Submitted on : Thursday, March 19, 2015 - 1:48:22 PM
Last modification on : Saturday, September 19, 2020 - 4:42:29 AM
Long-term archiving on: : Monday, April 17, 2017 - 6:39:00 PM

File

HAL_CARDIS2010_When_Clocks_Fai...
Files produced by the author(s)

Identifiers

Citation

Michel Agoyan, Jean-Max Dutertre, David Naccache, Bruno Robisson, Assia Tria. When Clocks Fail: On Critical Paths and Clock Faults. 9th IFIP WG 8.1/11.2 International conference, CARDIS 2010, Apr 2010, Passau, Germany. pp.182-193, ⟨10.1007/978-3-642-12510-2_13⟩. ⟨emse-00474337⟩

Share

Metrics

Record views

451

Files downloads

591