Skip to Main content Skip to Navigation
Conference papers

Cache Based Power Analysis Attacks on AES

Abstract : This paper describes possible attacks against software implementations of AES running on processors with cache mechanisms, particularly in the case of smart cards. These attacks are based on sidechannel information gained by observing cache hits and misses in the current drawn by the smart card. Two dierent attacks are described. The first is a combination of ideas proposed in [2] and [11] to produce an attack that only requires the manipulation of the plain text and the observation of the current. The second is an attack based on specific implementations of the xtime function [10]. These attacks are shown to also work against algorithms using Boolean data masking techniques as a DPA countermeasure.
keyword : fault attacks AES
Document type :
Conference papers
Complete list of metadata

Cited literature [13 references]  Display  Hide  Download
Contributor : Jacques Jean-Alain Fournier Connect in order to contact the contributor
Submitted on : Thursday, June 3, 2010 - 4:03:51 PM
Last modification on : Tuesday, October 23, 2018 - 7:18:01 PM
Long-term archiving on: : Thursday, June 30, 2011 - 12:55:22 PM


Files produced by the author(s)


  • HAL Id : emse-00489012, version 1



Jacques Jean-Alain Fournier, Michael Tunstall. Cache Based Power Analysis Attacks on AES. 11th Australasian Conference on Information Security and Privacy (ACISP'06), Jul 2006, Melbourne, Australia. pp.17-28. ⟨emse-00489012⟩



Record views


Files downloads