Skip to Main content Skip to Navigation
Journal articles

Design and characterisation of an AES chip embedding countermeasures

Abstract : In critical communication infrastructures, hardware accelerators are often used to speed up cryptographic calculations. Their resistance to physical attacks determines how secure the overall infrastructure is. In this paper, we describe the implementation and characterisation of an AES accelerator embedding security features against physical attacks. This AES chip is implemented in HCMOS9gp 130nm STM technology. The countermeasure is based on duplication and works on complemented values in parallel. The chip was tested against side-channel attacks showing the efficiency of the proposed countermeasure against such attacks. Fault injection tests based on the use of local laser shoots showed that the fault detection mechanism did indeed react as expected. However, using clock set-up time violations, 80% of the secret key were retrieved in less than 40 hours, thus illustrating the limits of the duplication countermeasure against a global fault attack which was published after the chip was designed.
Complete list of metadata

Cited literature [38 references]  Display  Hide  Download
Contributor : Jean-Max Dutertre Connect in order to contact the contributor
Submitted on : Monday, March 16, 2015 - 1:32:02 PM
Last modification on : Saturday, September 17, 2022 - 5:48:45 PM
Long-term archiving on: : Monday, April 17, 2017 - 11:44:01 AM


Files produced by the author(s)


  • HAL Id : emse-00624400, version 1


Michel Agoyan, Sylvain Bouquet, Jean-Max Dutertre, Jacques Jean-Alain Fournier, Jean-Baptiste Rigaud, et al.. Design and characterisation of an AES chip embedding countermeasures. International Journal of Intelligent Engineering Informatics, Inderscience Publishers, 2011, pp.328-347. ⟨emse-00624400⟩



Record views


Files downloads