Power supply glitch induced faults on FPGA: an in-depth analysis of the injection mechanism - Mines Saint-Étienne Access content directly
Conference Papers Year : 2013

Power supply glitch induced faults on FPGA: an in-depth analysis of the injection mechanism

Abstract

Secure circuits are prone to a wide range of physical attacks. Among those are fault attacks based on modifying the circuit environment in order to change its behaviour or to induce faults into its computations. There are many common means used to inject such faults: laser shots, electromagnetic pulses, overclocking, chip underpowering, temperature increase, etc. In this paper we study the effect of negative power supply glitches on a FPGA. The obtained faults were compared to faults injected by clock glitches. As a result, both power and clock glitch induced faults were found to be identical. Because clock glitches are related to timing constraint violations, we shall consider that both power and clock glitches share this common fault injection mechanism. We also further studied the properties of this fault injection means.
Fichier principal
Vignette du fichier
HAL_iolts13_Power_supply_glitch_induced_faults_on_FPGA_an_in_depth_analysis_of_the_injection_mechanism.pdf (477.73 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

emse-01109131 , version 1 (24-01-2015)

Identifiers

Cite

Loïc Zussa, Jean-Max Dutertre, Jessy Clédière, Assia Tria. Power supply glitch induced faults on FPGA: an in-depth analysis of the injection mechanism. On-Line Testing Symposium (IOLTS), 2013 IEEE 19th International, Jul 2013, Chania, Greece. ⟨10.1109/IOLTS.2013.6604060⟩. ⟨emse-01109131⟩
313 View
1464 Download

Altmetric

Share

Gmail Facebook X LinkedIn More