Skip to Main content Skip to Navigation
Poster communications

Practical measurements of data path delays for IP authentication & integrity verification

Abstract : This paper describes the results of the practical measurements done to determine the path delay associated with each bit of a hardware AES FPGA implementation using a clock glitch injection tool. We illustrate how the measured path delays can constitute a characteristic fingerprint of an Intellectuel Property (IP) and can be used to detect the insertion of hardware trojans. The influence of synthesis options and inter die variations on the measurements is also studied. Compared to trojan detection schemes based on path delay characterisations already proposed in the literature, our approach does not require any additional test circuit to be inserted in the IP. Moreover our results are based on practical measurements.
Complete list of metadatas

https://hal-emse.ccsd.cnrs.fr/emse-01109140
Contributor : Jean-Max Dutertre <>
Submitted on : Saturday, January 24, 2015 - 6:53:50 PM
Last modification on : Wednesday, June 24, 2020 - 4:19:29 PM
Long-term archiving on: : Saturday, April 25, 2015 - 10:12:08 AM

File

HAL_ReCoSoc13_Practical_measur...
Files produced by the author(s)

Identifiers

Collections

Citation

Ingrid Exurville, Jacques Jean-Alain Fournier, Jean-Max Dutertre, Bruno Robisson, Assia Tria. Practical measurements of data path delays for IP authentication & integrity verification. Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC), 2013 8th International Workshop on, Jul 2013, Darmstadt, Germany. ⟨10.1109/ReCoSoC.2013.6581551⟩. ⟨emse-01109140⟩

Share

Metrics

Record views

211

Files downloads

467