Practical measurements of data path delays for IP authentication & integrity verification - Mines Saint-Étienne Access content directly
Conference Poster Year : 2013

Practical measurements of data path delays for IP authentication & integrity verification

Abstract

This paper describes the results of the practical measurements done to determine the path delay associated with each bit of a hardware AES FPGA implementation using a clock glitch injection tool. We illustrate how the measured path delays can constitute a characteristic fingerprint of an Intellectuel Property (IP) and can be used to detect the insertion of hardware trojans. The influence of synthesis options and inter die variations on the measurements is also studied. Compared to trojan detection schemes based on path delay characterisations already proposed in the literature, our approach does not require any additional test circuit to be inserted in the IP. Moreover our results are based on practical measurements.
Fichier principal
Vignette du fichier
HAL_ReCoSoc13_Practical_measurements_of_data_path_delays_for_IP_authentication_and_integrity_verification.pdf (1.07 Mo) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

emse-01109140 , version 1 (24-01-2015)

Identifiers

Cite

Ingrid Exurville, Jacques Jean-Alain Fournier, Jean-Max Dutertre, Bruno Robisson, Assia Tria. Practical measurements of data path delays for IP authentication & integrity verification. Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC), 2013 8th International Workshop on, Jul 2013, Darmstadt, Germany. ⟨10.1109/ReCoSoC.2013.6581551⟩. ⟨emse-01109140⟩
105 View
334 Download

Altmetric

Share

Gmail Facebook X LinkedIn More