Skip to Main content Skip to Navigation
Conference papers

ElectroMagnetic Analysis and Fault Injection onto Secure Circuits

Paolo Maistri 1 Regis Leveugle 1 Lilian Bossuet 2 Alain Aubert 2 Viktor Fischer 2 Bruno Robisson 3 Nicolas Moro 3 Philippe Maurine 4, 3 Jean-Max Dutertre 3 Mathieu Lisart 5
1 TIMA - Techniques de l'Informatique et de la Microélectronique pour l'Architecture des systèmes intégrés
2 LHC - Laboratoire Hubert Curien [Saint Etienne]
3 SAS-ENSMSE - Département Systèmes et Architectures Sécurisés
4 SysMIC - Conception et Test de Systèmes MICroélectroniques
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
5 ST-TOURS - STMicroelectronics [Tours]
Abstract : Implementation attacks are a major threat to hardware cryptographic implementations. These attacks exploit the correlation existing between the computed data and variables such as computation time, consumed power, and electromagnetic (EM) emissions. Recently, the EM channel has been proven as an effective passive and active attack technique against secure implementations. In this paper, we review the recent results obtained on this subject, with a particular focus on EM as a fault injection tool.
Keywords : EM injection Fault Attack Fault Injection
Document type :
Conference papers
Complete list of metadatas

Cited literature [2 references]  Display  Hide  Download
https://hal-emse.ccsd.cnrs.fr/emse-01099025
Contributor : Jean-Max Dutertre <>
Submitted on : Friday, November 27, 2015 - 1:43:51 PM
Last modification on : Friday, July 3, 2020 - 4:42:50 PM
Document(s) archivé(s) le : Saturday, April 29, 2017 - 1:42:44 AM

Files

Vignette du document
hal_VLSI_SoC_2015_ElectroMagne...
Files produced by the author(s)

Identifiers

Collections

CNRS | UNIV-ST-ETIENNE | EMSE | INSTITUT-TELECOM | TIMA | UGA | SAS-ENSMSE | LIRMM | SYSMIC | LIRMM_MIC | MIC | MIPS | UNIV-MONTPELLIER | SMARTIES | IOGS | PARISTECH | UDL

Citation

Paolo Maistri, Regis Leveugle, Lilian Bossuet, Alain Aubert, Viktor Fischer, et al.. ElectroMagnetic Analysis and Fault Injection onto Secure Circuits. VLSI-SoC: Very Large Scale Integration - System-on-Chip, Oct 2014, Mexico, Mexico. ⟨10.1109/VLSI-SoC.2014.7004182⟩. ⟨emse-01099025⟩

Export

BibTeX TEI DC DCterms EndNote

Share

Metrics

Record views

1070

Files downloads

1826

Contact

Informations

CCSD