SEU sensitivity and modeling using pico-second pulsed laser stimulation of a D Flip-Flop in 40 nm CMOS technology - Mines Saint-Étienne Accéder directement au contenu
Communication Dans Un Congrès Année : 2015

SEU sensitivity and modeling using pico-second pulsed laser stimulation of a D Flip-Flop in 40 nm CMOS technology

Résumé

This paper presents the design of D Flip-Flop cell and reports the laser fault sensitivity mapping both with experiments and simulation results. Theses studies are driven by the need to propose a simulation methodology based on laser/silicon interactions with a complex integrated circuit. In the security field, it is therefore mandatory to understand the behavior of sensible devices like D Flip-Flops to laser stimulation. In previous works, Roscian et al., Sarafianos et al., Lacruche et al. or Courbon et al. studied the relations between the layout of cells, its different laser-sensitive areas and their associated fault model using laser pulse duration in the nanosecond range. In this paper, we report similar experiments carried out using shorter laser pulse duration (30 ps instead of 50 ns). We also propose an upgrade of the simulation model they used to take into account laser pulse durations in the picosecond range on a logic gate composed by a large number of transistors for a recent CMOS technology (40 nm).
Fichier principal
Vignette du fichier
hal_DFTS_2015_Electrical_modeling_of_a_picosecond_pulsed_photoelectric_laser_stimulation_on_a_D_Flip_Flop_in_40nm_technology.pdf (1.75 Mo) Télécharger le fichier
P_2015_4_Champeix_Clement_DFTS2015_slides.pdf (2.53 Mo) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Origine : Fichiers produits par l'(les) auteur(s)

Dates et versions

emse-01227355 , version 1 (10-11-2015)
emse-01227355 , version 2 (17-11-2015)

Identifiants

Citer

Clément Champeix, Nicolas Borrel, Jean-Max Dutertre, Bruno Robisson, Mathieu Lisart, et al.. SEU sensitivity and modeling using pico-second pulsed laser stimulation of a D Flip-Flop in 40 nm CMOS technology. Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS), 2015 IEEE International Symposium on, Oct 2015, Amherst, United States. ⟨10.1109/DFT.2015.7315158⟩. ⟨emse-01227355v1⟩
377 Consultations
841 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More